| поискавой системы для электроныых деталей |
|
TAS5706PAP датащи(PDF) 24 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5706PAP датащи(HTML) 24 Page - Texas Instruments |
|
24 / 62 page ![]() www.ti.com I 2S Timing 23 22 SCLK 32Clks LRCLK(NoteReversedPhase) LeftChannel 24-BitMode 1 19 18 20-BitMode 16-BitMode 15 14 MSB LSB 32Clks RightChannel 2-ChannelI S(PhilipsFormat)StereoInput 2 T0034-01 5 4 9 8 1 0 0 4 5 1 0 23 22 1 19 18 15 14 MSB LSB 5 4 9 8 1 0 0 4 5 1 0 SCLK TAS5706 SLOS550A – DECEMBER 2007 – REVISED DECEMBER 2007 I2S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 32, 48, or 64 × f S is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit clock. The DAP masks unused trailing data bit positions. NOTE: All data presented in 2s-complement form with MSB first. Figure 30. I2S 64-fS Format 24 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated Product Folder Link(s): TAS5706 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |