C8051F360 datasheet(82/289 Pages) SILABS

82 / 289 page

C8051F360/1/2/3/4/5/6/7/8/9

Rev. 1.1

9.3.

Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51™ instruc-

tion set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51

instructions are the binary and functional equivalent of their MCS-51™ counterparts, including opcodes,

addressing modes and effect on PSW flags. However, instruction timing is different than that of the stan-

dard 8051.

9.3.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with

machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based

solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock

cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock

cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 9.1 is the

CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock

cycles for each instruction.

9.3.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip

XRAM, and accessing on-chip program Flash memory. The Flash access feature provides a mechanism

for user software to update program code and use the program memory space for non-volatile data stor-

age (see Section “13. Flash Memory” on page 135). The External Memory Interface provides a fast access

to off-chip XRAM (or memory-mapped peripherals) via the MOVX instruction. Refer to Section

“15. External Data Memory Interface and On-Chip XRAM” on page 152 for details.

Table 9.1. CIP-51 Instruction Set Summary

Mnemonic

Description

Bytes

Clock

Cycles

Arithmetic Operations

ADD A, Rn

Add register to A

ADD A, direct

Add direct byte to A

ADD A, @Ri

Add indirect RAM to A

ADD A, #data

Add immediate to A

ADDC A, Rn

Add register to A with carry

ADDC A, direct

Add direct byte to A with carry

ADDC A, @Ri

Add indirect RAM to A with carry

ADDC A, #data

Add immediate to A with carry

SUBB A, Rn

Subtract register from A with borrow

SUBB A, direct

Subtract direct byte from A with borrow

SUBB A, @Ri

Subtract indirect RAM from A with borrow

SUBB A, #data

Subtract immediate from A with borrow

INC A

Increment A

INC Rn

Increment register

INC direct

Increment direct byte

INC @Ri

Increment indirect RAM

C8051F360 датащи(PDF) 82 Page - Silicon Laboratories

C8051F360 датащи(HTML) 82 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL