TUSB1064 datasheet(21/50 Pages) TI2

21 / 50 page

TUSB1064

www.ti.com

SLLSF48C – MARCH 2018 – REVISED SEPTEMBER 2019

Product Folder Links: TUSB1064

Submit Documentation Feedback

8.4.4 Linear EQ Configuration

Each of the TUSB1064 receiver lanes has individual controls for receiver equalization. The receiver equalization

gain value can be controlled either through I2C registers or through GPIOs. details the gain value for each

available combination when TUSB1064 is in GPIO mode. These same options are also available in I2C mode by

updating registers DP0EQ_SEL, DP1EQ_SEL, DP2EQ_SEL, DP3EQ_SEL, EQ1_SEL, EQ2_SEL, and

SSEQ_SEL. Each of the 4-bit EQ configuration registers is mapped to the configuration pins as follows: x_SEL =

{x1[1:0],x0[1:0]} where xn[1:0] are the EQ configuration pins with pin levels mapped to 2-bit values as: 0 = 00, R

= 01, F = 10, 1 = 11.

Table 7. TUSB1064 Receiver Equalization GPIO Control

Equalization

Setting #

USB3.1 UPSTREAM FACING PORTS

USB 3.1 DOWNSTREAM FACING PORT

ALL DISPLAYPORT LANES

EQ1 PIN

LEVEL

EQ0 PIN LEVEL

EQ GAIN at

5 GHz (dB)

SSEQ1 PIN

LEVEL

SSEQ0 PIN

LEVEL

EQ GAIN at 5

GHz (dB)

DPEQ1 PIN

LEVEL

DPEQ0 PIN

LEVEL

EQ GAIN at

4.05 GHz (dB)

-1.5

-3.0

-0.3

0.7

-0.8

1.6

2.2

-0.7

3.0

3.7

2.2

4.4

4.7

3.3

5.4

5.8

4.3

6.5

6.6

5.1

7.3

7.4

6.0

8.1

6.7

8.9

8.7

7.3

9.5

9.2

7.8

10.0

9.7

8.3

10.6

8.6

11.0

10.4

9.0

11.4

10.7

9.3

11.8

11.1

9.7

12.1

8.4.5 USB3.1 Modes

The TUSB1064 monitors the physical layer conditions like receiver termination, electrical idle, LFPS, and

SuperSpeed signaling rate to determine the state of the USB3.1 interface. Depending on the state of the USB

3.1 interface, the TUSB1064 can be in one of four primary modes of operation when USB 3.1 is enabled (CTL0 =

H or CTLSEL0 = 1b1): Disconnect, U2/U3, U1, and U0.

The Disconnect mode is the state in which TUSB1064 has not detected far-end termination on upstream facing

port (UFP) or downstream facing port (DFP). The disconnect mode is the lowest power mode of each of the four

modes. The TUSB1064 remains in this mode until far-end receiver termination has been detected on both UFP

and DFP. The TUSB1064 immediately exits this mode and enter U0 once far-end termination is detected.

Once in U0 mode, the TUSB1064 will redrive all traffic received on UFP and DFP. U0 is the highest power mode

of all USB3.1 modes. The TUSB1064 remains in U0 mode until electrical idle occurs on both UFP and DFP.

Upon detecting electrical idle, the TUSB1064 immediately transitions to U1.

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1064 UFP

and DFP receiver termination remains enabled. The UFP and DFP transmitter DC common mode is maintained.

The power consumption in U1 is similar to power consumption of U0.

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1064

periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on

either UFP or DFP, the TUSB1064 leaves the U2/U3 mode and transitions to the Disconnect mode. It also

monitors for a valid LFPS. Upon detection of a valid LFPS, the TUSB1064 immediately transitions to the U0

mode. In U2/U3 mode, the TUSB1064 receiver terminations remain enabled but the TX DC common mode

voltage is not maintained.

TUSB1064 датащи(PDF) 21 Page - Texas Instruments

TUSB1064 датащи(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

датащи скачать

ссылки URL