поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STA1080 датащи(PDF) 90 Page - STMicroelectronics

номер детали STA1080
подробное описание детали  Accordo2 family – Automotive dual core processor for car radio and display audio application
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA1080 датащи(HTML) 90 Page - STMicroelectronics

Back Button STA1080 Datasheet HTML 86Page - STMicroelectronics STA1080 Datasheet HTML 87Page - STMicroelectronics STA1080 Datasheet HTML 88Page - STMicroelectronics STA1080 Datasheet HTML 89Page - STMicroelectronics STA1080 Datasheet HTML 90Page - STMicroelectronics STA1080 Datasheet HTML 91Page - STMicroelectronics STA1080 Datasheet HTML 92Page - STMicroelectronics STA1080 Datasheet HTML 93Page - STMicroelectronics STA1080 Datasheet HTML 94Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 127 page
background image
Electrical Characteristics
STA108x, STA109x
90/127
DS13319 Rev 2
4.19.1
SQI Bit Clock Generation
The SQI serial bitclock (SQI_SCK) is generated dividing the peripheral input master clock
SQI_CLK.
The division factor is controlled by the bits [7:0] of the SQI_CONF_REG1 of the SQI
controller:
Bit 7:0 SPI_CLK_DIV (SQI master clock divider)
0x00, 0x01 = divide by 2
0x02, 0x03 = divide by 4
0x04, 0x05 = divide by 6
…
0xFE, 0xFF = divide by 256
The SQI peripheral is accessed by the system bus masters through the bus matrix. The
clock of the bus matrix is HCLK.
A frequency clock relationship must be respected in the configuration of the SQI clock
between SQI_CLK and HCLK, as reported in the Chapter 4.19.2: Clock Constraint. This
condition must be respected to ensure that the system works correctly in all voltage,
temperature and process conditions.
SQI_CLK Clock Generation
The SQI master clock SQI_CLK is generated dividing the PLL2 output clock, according to
the following picture:
Figure 29. PLL2 Clock Diagram
÷3
÷6
÷12
÷5
÷7
÷26
÷25
÷4
PLL2
FVCOBY2
PHI
Enable
Enable
Enable
Enable
Enable
2
3
4
3
4
1
6
6
5
5
RING OSC
MXTAL
RING OSC
MXTAL
Enable
52M_CLK
(UART, MSP, I2C)
SSP_CLK
Enable
CANSS_CLK
SRCR3_CR[2:0] = MODECR
SRCR3_CR[2:0] = MODECR
GAPGPS02601
RING OSC
MXTAL
SRCR3_CR[2:0] = MODECR
1
M3_CLK
CLCD_CLK
SQI_CLK
SDMMC_CLK
AudioSS_512Fs_CLK
÷2
DSP_CLK
AudioSS_MCLK
AudioSS_256Fs_CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com