поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM486DE2 датащи(PDF) 33 Page - Advanced Micro Devices

номер детали AM486DE2
подробное описание детали  8-Kbyte Write-Through Embedded Microprocessor
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM486DE2 датащи(HTML) 33 Page - Advanced Micro Devices

Back Button AM486DE2 Datasheet HTML 29Page - Advanced Micro Devices AM486DE2 Datasheet HTML 30Page - Advanced Micro Devices AM486DE2 Datasheet HTML 31Page - Advanced Micro Devices AM486DE2 Datasheet HTML 32Page - Advanced Micro Devices AM486DE2 Datasheet HTML 33Page - Advanced Micro Devices AM486DE2 Datasheet HTML 34Page - Advanced Micro Devices AM486DE2 Datasheet HTML 35Page - Advanced Micro Devices AM486DE2 Datasheet HTML 36Page - Advanced Micro Devices AM486DE2 Datasheet HTML 37Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 52 page
background image
Am486DE2 Microprocessor
33
A20M Pin
Systems based on the MS-DOS operating system con-
tain a feature that enables the CPU address bit A20 to
be forced to 0. This limits physical memory to a maxi-
mum of 1 Mbyte, and is provided to ensure compatibility
with those programs that relied on the physical address
wraparound functionality of the original IBM PC. The
A20M pin on Am486DE2 CPUs provides this function.
When A20M is active, all external bus cycles drive A20
Low, and all internal cache accesses are performed with
A20 Low.
The A20M pin is recognized while the CPU is in SMM.
The functionality of the A20M input must be recognized
in two instances:
1. If the SMI handler needs to access system memory
space above 1 Mbyte (for example, when saving
memory to disk for a zero-volt suspend), the A20M
pin must be deasserted before the memory above 1
Mbyte is addressed.
2. If SMRAM has been relocated to address space
above 1 Mbyte and A20M is active upon entering
SMM, the CPU attempts to access SMRAM at the
relocated address, but with A20 Low. This could
cause the system to crash, because there would be
no valid SMM interrupt handler at the accessed
location.
Figure 16. SMM Timing in Systems Using Overlaid Memory Space and Write-Through Mode with Caching
Enabled During SMM
Figure 17. SMM Timing in Systems Using Overlaid Memory Space and Write-Through Mode with Caching
Disabled During SMM
State
Save
SMI Handler
State
Resume
Normal
Cycle
RSM
SMI
SMIACT
FLUSH
SMI
Instruction x
Instruction x+1
Cache contents
invalidated
Cache contents
invalidated
State
Save
SMI Handler
State
Resume
Normal
Cycle
RSM
SMI
SMIACT
FLUSH
SMI
Instruction x
Instruction x+1
Cache contents
invalidated
KEN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com