поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

USB3300 датащи(PDF) 35 Page - SMSC Corporation

номер детали USB3300
подробное описание детали  Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SMSC [SMSC Corporation]
домашняя страница  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB3300 датащи(HTML) 35 Page - SMSC Corporation

Back Button USB3300 Datasheet HTML 31Page - SMSC Corporation USB3300 Datasheet HTML 32Page - SMSC Corporation USB3300 Datasheet HTML 33Page - SMSC Corporation USB3300 Datasheet HTML 34Page - SMSC Corporation USB3300 Datasheet HTML 35Page - SMSC Corporation USB3300 Datasheet HTML 36Page - SMSC Corporation USB3300 Datasheet HTML 37Page - SMSC Corporation USB3300 Datasheet HTML 38Page - SMSC Corporation USB3300 Datasheet HTML 39Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 55 page
background image
Hi-Speed USB Host, Device or OTG PHY with ULPI Low Pin Interface
Datasheet
SMSC USB3300
35
Revision 1.08 (11-07-07)
DATASHEET
While in Low Power Mode, the Data interface is redefined so that the Link can monitor Linestate and
the Vbus voltage. In Low Power Mode DATA[3:0] are redefined as shown in Table 6.6, "Interface Signal
Mapping During Low Power Mode". Linestate[1:0] is the combinational output of the full speed
receivers. The “int” or interrupt signal indicates an unmasked interrupt has occurred. When an
unmasked interrupt or linestate change has occurred, the Link is notified and can determine if it should
wake-up the PHY.
An unmasked interrupt can be caused by the following comparators changing state, VbusVld, SessVld,
SessEnd, and IdGnd. If any of these signals change state during Low Power Mode and either their
rising or falling edge interrupt is enabled, DATA[3] will assert. During Low Power Mode, the VbusVld
and SessEnd comparators can have their interrupts masked to lower the suspend current. Refer to
Section 6.1.9.4, "Minimizing Current in Low Power Mode".
While in Low Power Mode, the Data bus is driven asynchronously because all of the PHY clocks are
stopped during Low Power Mode.
Figure 6.8 Entering Low Power Mode
Table 6.6 Interface Signal Mapping During Low Power Mode
SIGNAL
MAPS TO
DIRECTION
DESCRIPTION
linestate[0]
DATA[0]
OUT
Combinatorial linestate[0] driven directly by FS analog receiver.
linestate[1]
DATA[1]
OUT
Combinatorial linestate[1] driven directly by FS analog receiver.
reserved
DATA[2]
OUT
Driven Low
int
DATA[3]
OUT
Active high interrupt indication. Must be asserted whenever any
unmasked interrupt occurs.
reserved
DATA[7:4]
OUT
Driven Low
DIR
CLK
DATA[7:0]
STP
NXT
TXD CMD
(reg write)
Idle
Reg Data[n]
Idle
T0
T1
T2
T3
T5
T4
T6
T10
Turn
Around
Low Power Mode
SUSPENDM
(ULPI Register Bit)
...



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com