Thermal

Pad

1

VCC

2

DPEQ1

3

RSVD1

4

RSVD2

5

RSVD3

6

VCC

7

RSVD4

8

RSVD5

21

TEST1/SCL

22

TEST2/SDA

23

DPEN/HPDIN

24

AUXp

25

AUXn

26

RSVD6

27

RSVD7

28

VCC

Not to scale

3

TDP142

www.ti.com

SLLSEZ1C – SEPTEMBER 2017 – REVISED MAY 2019

Product Folder Links: TDP142

Submit Documentation Feedback

Copyright © 2017–2019, Texas Instruments Incorporated

(1)

Leave unconnected on PCB.

5 Pin Configuration and Functions

RNQ Package

40-Pin (WQFN)

Top View

Pin Functions

PIN

I/O

DESCRIPTION

NAME

NO.

VCC

1, 6, 20, 28

P

3.3-V Power Supply.

DPEQ1

2

4 Level I

DisplayPort Receiver EQ control. This along with DPEQ0 will select the DisplayPort receiver

equalization gain. Refer to Table 2 for equalization settings.

RSVD1

3

I

Reserved.(1)

RSVD2

4

O

Reserved.(1)

RSVD3

5

O

Reserved.(1)

RSVD4

7

I

Reserved.(1)

RSVD5

8

I

Reserved.(1)

INDP0p

9

I

DP Differential positive input for DisplayPort Lane 0.

INDP0n

10

I

DP Differential negative input for DisplayPort Lane 0.

A0

11

4 Level I

When I2C_EN = 0, leave the pin unconnected. When I2C_EN is not ‘0’, this pin will also set the

TDP142 I2C address. See Table 4. If I2C_EN = “F”, then this pin must be set to “F” or “0”.

INDP1p

12

Diff I

DP Differential positive input for DisplayPort Lane 1.

INDP1n

13

Diff I

DP Differential negative input for DisplayPort Lane 1.

DPEQ0/A1

14

4 Level I

DisplayPort Receiver EQ control. This along with DPEQ1 will select the DisplayPort receiver

equalization gain. Refer to Table 2 for equalization settings. When I2C_EN is not ‘0’, this pin will

also set the TDP142 I2C address. See Table 4.

INDP2p

15

Diff I

DP Differential positive input for DisplayPort Lane 2.

INDP2n

16

Diff I

DP Differential negative input for DisplayPort Lane 2.