SM320VC33, SMJ320VC33

SGUS034F – FEBRUARY 2001 – REVISED JUNE 2015

www.ti.com

6.3 Electrical Characteristics

over recommended ranges of supply voltage (unless otherwise noted)

(1)

PARAMETER

TEST CONDITIONS(2)

MIN

TYP(3)

MAX

UNIT

VOH

High-level output voltage

DVDD = MIN, IOH = MAX

2.4

V

VOL

Low-level output voltage

DVDD = MIN, IOL = MAX

0.4

V

IZ

High-impedance current

TC = 25°C, DVDD = MAX

–5

5

μA

II

Input current

TC = 25°C, VI = VSS to DVDD

–5

5

μA

IIPU

Input current (with internal pullup)

Inputs with internal pullups(4)

–600

10

μA

IIPD

Input current (with internal pulldown) Inputs with internal pulldowns(4)

600

10

μA

Input current (with bus keeper)

Bus keeper opposes until conditions

IBKU

–600

10

μA

pullup(5)

match

Input current (with bus keeper)

IBKD

TC = 25°C, ƒx = 75 MHz

600

10

μA

pulldown(5)

IDDD

Supply current, pins(6)(7)

DVDD = MAX

25

260

mA

TC = 25°C, ƒx = 75 MHz, CVDD =

IDDC

Supply current, core CPU(6)(7)

60

215

mA

MAX

PLL enabled, oscillator enabled

2

mA

IDLE2, Supply current IDDD plus

PLL disabled, oscillator enabled

500

IDD

IDDC

μA

PLL disabled, oscillator disabled,

50

FCLK = 0

All inputs except XIN

10(8)

Ci

Input capacitance

pF

XIN

10(8)

Co

Output capacitance

10(8)

pF

(1)

All voltage values are with respect to VSS.

(2)

For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in Recommended Operating Conditions.

(3)

For VC33, all typical values are at DVDD = 3.3, CVDD = 1.8 V, TC (case temperature) = 25°C.

(4)

Pins with internal pullup devices: TDI, TCK, and TMS. Pin with internal pulldown device: TRST.

(5)

Pins D0 to D31 include internal bus keepers that maintain valid logic levels when the bus is not driven (see Figure 30).

(6)

Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions,

which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern

at the maximum rate possible. See TMS320C3x General-Purpose Applications (SPRU194).

(7)

ƒx is the PLL output clock frequency.

(8)

Not production tested

8

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated

Product Folder Links: SM320VC33 SMJ320VC33