TMP106 datasheet(8/20 Pages) TI2

8 / 20 page

TMP106

SLLS672A − OCTOBER 2005 − REVISED JANUARY 2006

www.ti.com

SERIAL BUS ADDRESS

To communicate with the TMP106, the master must first

address slave devices via a slave address byte. The slave

address byte consists of seven address bits, and a

direction bit indicating the intent of executing a read or

write operation.

The TMP106 features one address pin allowing up to two

devices to be connected per bus. Pin logic levels are

described in Table 11. The address pin of the TMP106 is

read after reset, at start of communication, or in response

to a Two-Wire address acquire request. Following the

reading of the pin state, the address is latched to minimize

power dissipation associated with detection.

SLAVE ADDRESS

1001000

1001001

Table 11. Address Pin and Slave Addresses for

the TMP106

BUS OVERVIEW

The device that initiates the transfer is called a master, and

the devices controlled by the master are slaves. The bus

must be controlled by a master device that generates the

serial clock (SCL), controls the bus access, and generates

the START and STOP conditions.

To address a specific device, a START condition is

initiated, indicated by pulling the data-line (SDA) from a

HIGH to LOW logic level while SCL is HIGH. All slaves on

the bus shift in the slave address byte, with the last bit

indicating whether a read or write operation is intended.

During the ninth clock pulse, the slave being addressed

responds to the master by generating an Acknowledge

and pulling SDA LOW.

Data transfer is then initiated and sent over eight clock

pulses followed by an Acknowledge Bit. During data

transfer SDA must remain stable while SCL is HIGH, as

any change in SDA while SCL is HIGH will be interpreted

as a control signal.

Once all data has been transferred, the master generates

a STOP condition, indicated by pulling SDA from LOW to

HIGH while SCL is HIGH.

WRITING/READING TO THE TMP106

Accessing a particular register on the TMP106 is

accomplished by writing the appropriate value to the

Pointer Register. The value for the Pointer Register is the

first byte transferred after the slave address byte with the

R/W bit LOW. Every write operation to the TMP106

requires a value for the Pointer Register. (Refer to

Figure 5.)

When reading from the TMP106, the last value stored in

the Pointer Register by a write operation is used to

determine which register is read by a read operation. To

change the register pointer for a read operation, a new

value must be written to the Pointer Register. This is

accomplished by issuing a slave address byte with the

R/W bit LOW, followed by the Pointer Register byte. No

additional data are required. The master can then

generate a START condition and send the slave address

byte with the R/W bit HIGH to initiate the read command.

See Figure 6 for details of this sequence. If repeated reads

from the same register are desired, it is not necessary to

continually send the Pointer Register byte, as the TMP106

remembers the Pointer Register value until it is changed

by the next write operation.

Note that register bytes are sent most-significant byte first,

followed by the least-significant byte.

TMP106 датащи(PDF) 8 Page - Texas Instruments

TMP106 датащи(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

датащи скачать

ссылки URL