PLL1705

PLL1706

SLES046A − AUGUST 2002 − REVISED SEPTEMBER 2002

www.ti.com

3

ELECTRICAL CHARACTERISTICS

all specifications at TA = 25°C, VDD1–VDD3 (= VDD) = VCC = 3.3 V, fM = 27 MHz, crystal oscillation, fS = 48 kHz (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

DIGITAL INPUT/OUTPUT

Logic input

CMOS compatible

VIH (1)

Input logic level

0.7VDD

3.6

Vdc

VIL (1)

Input logic level

0.3 VDD

Vdc

IIH (1)

Input logic current

VIN = VDD

65

100

µA

IIL (1)

Input logic current

VIN = 0 V

±10

µA

Logic output

CMOS

VOH (2)

Output logic level

IOH = –4 mA

VDD – 0.4 V

Vdc

VOL (2)

Output logic level

IOL = 4 mA

0.4

Vdc

Sampling frequency

Standard fS

32

44.1

48

kHz

Sampling frequency

Double fS

64

88.2

96

kHz

MASTER CLOCK (MCKO1, 2) CHARACTERISTICS (fM = 27 MHz, C1 = C2 = 15 pF, CL = 20 pF on measurement pin)

Master clock frequency

26.73

27

27.27

MHz

VIH

Input level(3)

0.7 VCC

V

VIL

Input level(3)

0.3 VCC

V

IIH

Input current(3)

VIN = VCC

±10

µA

IIL

Input current(3)

VIN = 0 V

±10

µA

Output voltage (4)

3.5

Vp-p

Output rise time

20% to 80% of VDD

2.0

ns

Output fall time

80% to 20% of VDD

2.0

ns

Duty cycle

For crystal oscillation

45%

48%

55%

Duty cycle

For external clock

50%

Clock jitter (5)

50

ps

Power-up time (6)

0.5

1.5

ms

PLL AC CHARACTERISTICS (SCKO0–3) (fM = 27 MHz, CL = 20 pF on measurement pin)

SCKO0

Fixed

33.8688

SCKO1

Output system clock frequency

Selectable for 44.1 kHz

16.9344

33.8688

MHz

SCKO2

Output system clock frequency

256 fS

8.192

12.288

24.576

MHz

SCKO3

384 fS

12.288

18.432

36.864

Output rise time

20% to 80% of VDD

2.0

ns

Output fall time

80% to 20% of VDD

2.0

ns

Output duty cycle

45

50

55

%

Output clock jitter (5)

50

100

ps

Frequency Settling Time(7)

PLL1705, to stated output frequency

50

150

ns

Frequency Settling Time(7)

PLL1706, to stated output frequency

80

200

ns

Power-up time (8)

To stated output frequency

3

6

ms

(1) Pins 5, 6, 7, 12: FS1/MD, FS2/MC, SR/ML, CSEL (Schmitt-trigger input with internal pulldown, 3.3-V tolerant)

(2) Pins 2, 3, 14, 15, 18, 19: SCKO2, SCKO3, MCKO1, MCKO2, SCKO1, SCKO0

(3) Pin 10: XT1

(4) Pin 11: XT2

(5) Jitter performance is specified as standard deviation of jitter for 27-MHz crystal oscillation and default SCKO frequency setting. Jitter

performance varies with master clock mode, SCKO frequency setting and load capacitance on each clock output.

(6) The delay time from power on to oscillation

(7) The settling time when the sampling frequency is changed

(8) The delay time from power on to lockup

(9) fM = 27-MHz crystal oscillation, no load on MCKO1, MCKO2, SCKO0, SCKO1, SCKO2, SCKO3. Power supply current varies with sampling

frequency selection and load condition.

(10) While all bits of CE[6:1] are 0, the PLL1706 goes into power-down mode.