| поискавой системы для электроныых деталей |
|
PCM1602APT датащи(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
PCM1602APT датащи(HTML) 13 Page - Texas Instruments |
|
13 / 46 page ![]() tw(SCKH) System Clock tw(SCKL) 2 V 0.8 V H L System Clock Pulse Cycle Time(1) T0005A08 PCM1602A www.ti.com SLES146A – AUGUST 2005 – REVISED OCTOBER 2010 SYSTEM CLOCK AND RESET FUNCTIONS SYSTEM CLOCK INPUT The PCM1602A requires a system clock for operating the digital interpolation filters and multilevel delta-sigma modulators. The system clock is applied at the SCKI input (pin 38). Table 1 shows examples of system clock frequencies for common audio sampling rates. Figure 19 shows the timing requirements for the system clock input. For optimal performance, it is important to use a clock source with low phase jitter and noise. The PLL170x multiclock generator from Texas Instruments is an excellent choice for providing the PCM1602A system clock. The 192-kHz sampling frequency operation is available on DATA1 for VOUT1 and VOUT2. It is recommended that VOUT3, VOUT4, VOUT5, and VOUT6 be forced to the bipolar zero level using the DAC3, DAC4, DAC5, and DAC6 bits of register 8 when operating at 192 kHz. Table 1. System Clock Rates for Common Audio Sampling Frequencies SAMPLING FREQUENCY SYSTEM CLOCK FREQUENCY (fSCLK) (MHz) (kHz) 128 fS 192 fS 256 fS 384 fS 512 fS 768 fS 8 (1) (1) 2.048 3.072 4.096 6.144 16 (1) (1) 4.096 6.144 8.192 12.288 32 (1) (1) 8.192 12.288 16.384 24.576 44.1 (1) (1) 11.2896 16.9344 22.5792 33.8688 48 (1) (1) 12.288 18.432 24.576 36.864 96 (1) (1) 24.576 36.864 49.152 (1) 192 24.576 36.864 (1) (1) (1) (1) (1) This system clock is not supported for the given sampling frequency. SYMBOL PARAMETER MIN MAX UNIT tw(SCKH) System clock pulse duration, HIGH 7 ns tw(SCKL) System clock pulse duration, LOW 7 ns (1) 1/128 fS, 1/256 fS, 1/384 fS, 1/512 fS, and 1/768 fS. Figure 19. System Clock Timing SYSTEM CLOCK OUTPUT A buffered version of the system clock input is available at the SCKO output (pin 39). SCKO can operate at either full (fSCKI) or half (fSCKI/2) rate. The SCKO output frequency can be programmed using the CLKD bit of register 9. The SCKO output pin can also be enabled or disabled using the CLKE bit of register 9. If the SCKO output is not required, it is recommended to disable it using the CLKE bit. The default is SCKO enabled. Copyright © 2005–2010, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Link(s): PCM1602A |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |