| поискавой системы для электроныых деталей |
|
TDA7546 датащи(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TDA7546 датащи(HTML) 51 Page - STMicroelectronics |
|
51 / 68 page ![]() TDA7546 Software specifications 51/68 Table 37. rds_int register Table 38. rds_qu register (1) If the interrupt source is changed form block A, B, D, TA, TA EON to another one "no interrupt" must be set before to clear the previous interrupt acknowledge. Interrupt bit. It is set to one on every programmed interrupt. It is reset by reading rds_int register. The inverted version is also externally available on RDSINT pin. itsrc[2:0] selects interrupt source (1). Block A, B, D and TA, TA EON interrupts only if "synch" =1. Synchronization information (refer to pages 28-29). 1: The module is already synchronized. 0: The module is synchronizing. It is used to force a resynchronization. If it is set to one, the RDS modules are forced to resynchronization state and the RAM buffer address is reset. This bit is reset automatically. It is read always as zero. Buffer not empty. 1: At least one block is present in the RAM buffer. 0: The RAM buffer is empty. rds_int, rds_bd_ctrl and pllreg4-0 write order. This bit is only used in SPI mode and is read always as zero. 1: Update of rds_int, rds_bd_ctrl and pllreg4-0 with data shifted in. 0: No update of rds_int, rds_bd_ctrl and pllreg4-0. bit name access bit 7 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 r r/w r r/w r r/w r/w r/w itsrc0 int ar_res bne itsrc1 synch write reset value 0 00 0 0 00 0 itsrc2 (1) itsrc2 0 0 itsrc1 interrupt source itsrc0 buffer not empty block B block A buffer full block D TA TA EON no interrupt 0 0 10 0 11 1 10 1 11 0 01 1 00 1 01 rds_int (2) If "syncw" =1 of rds_bd_ctrl register, the block counter in- dicates the expected RDS block. (3) qu[3...0] counts the number of bits (max.16) which are marked as bad by the demodulator within each RDS block. It could be used as a quality information, indicating the max- imum number of bits which are allowed to be corrected. It indicates if error correction was successful. 1: The syndrome was zero after error correction. 0: The syndrome did not become zero and therefore the error correction was not successful. 1: Block E is detected. This indicates a paging block which is deÞned in the RBDS speciÞcation used in the United States of America. 0: An ordinary RDS block A, B, C, C« or D is detected, or no valid syndrome was found. Bit 0 of block counter (2). bit 1 of block counter (2). bit 0 of quality counter (3). bit 1 of quality counter (3). bit 2 of quality counter (3). bit 3 of quality counter (3). bit name access bit 7 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 r r rr rrr r synz e qu0 qu3 qu1 qu2 blk1 blk0 blk1 1 0 0 0 blk0 block A block name block D 1 block C,C' 0 block B 1 1 (2) reset value 0 0 00 00 0 0 rds_qu |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |