поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TC9328AF датащи(PDF) 67 Page - Toshiba Semiconductor

номер детали TC9328AF
подробное описание детали  Portable Audio DTS Controller (DTS-21)
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TC9328AF датащи(HTML) 67 Page - Toshiba Semiconductor

Back Button TC9328AF Datasheet HTML 63Page - Toshiba Semiconductor TC9328AF Datasheet HTML 64Page - Toshiba Semiconductor TC9328AF Datasheet HTML 65Page - Toshiba Semiconductor TC9328AF Datasheet HTML 66Page - Toshiba Semiconductor TC9328AF Datasheet HTML 67Page - Toshiba Semiconductor TC9328AF Datasheet HTML 68Page - Toshiba Semiconductor TC9328AF Datasheet HTML 69Page - Toshiba Semiconductor TC9328AF Datasheet HTML 70Page - Toshiba Semiconductor TC9328AF Datasheet HTML 71Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 84 page
background image
TC9328AF
2004-09-13
67
Set up the pull-up and pull-down is used for key matrix configuration. I/O Port-1 with a pull down or a
pull-up is considered for a usual I/O Port output as an input as an output of a key matrix, and a key matrix
is configured. It is able to configure the key matrix of a low noise by the following methods. In setting
pull-down to I/O port-1, the output side of a key matrix is usually high impedance (input state), output and
scan to “H” level on key loaded line, detected key input or non by loading input status of I/O port-1. In the
case of a pull-up, “L” level is outputted and it detected on a key loading line. During executing of CKSTP
instruction and WAIT instruction, the existence of this key input can also be judged and restarted. When
restarting at the time of CKSTP command execution, I/O Port-1 is used by changing into a pull-up state.
For the clock stop mode, since the outputs of an I/O Port are outputted all “L” level, I/O Port-1 stands by in
the state of a pull-up, and if a key is inputted, I/O Port-1 input will change and restart. In this case, since
the standby time of about 100 ms occurs as time lag after being canceled of a clock stop. Since release of
WAIT instruction holds the output state, restarting is possible by the method of both a pull-up and a pull
down, and since there is no time lag from release, detection and operation of a key are quickly possible.
Using these backup modes together can reduce consumption current.
Since the input of I/O Port-1 is an inverter input, the usage that serves as middle potential cannot be
done to this input. But, only at the time of execution of the input instruction, since an input will be in an
ON state, even if middle potential is inputted, as for other I/O Port inputs, unusual consumption current
does not occur. For this reason, use of the pull-up in potential lower than VDD potential, the three value
output of an output level, etc. is possible.
I/O Port -2, -4 pins are the I/O Ports of CMOS structure, P2-3 pin is the prescaller PSC output, P4-0 pin
is the buzzer output and P4-1-3 pins are the serial interface serve a double purpose, respectively. I/O port-3,
-5~-9 are Nch open drain I/O port.
I/O Port -3 uses VLCD (3 V) for the gate potential of Nch output buffer. For this reason, the output
current by which power supply voltage was stabilized also in the time of low voltage can be obtained. This
port can perform the input and output to 3.6 V.
I/O port-5 is used as 6-bit A/D converter input. This port is able to inputted VDB potential (the potential
to VDD × 2).
I/O Port -8, -9 are also used as LCD driver. VLCD (3 V) is used for the gate potential of an Nch open
output buffer. For this reason, the output current by which power supply voltage was stabilized also in the
time of low voltage can be obtained. These pins can perform the input and output to VLCD (3 V). These pins
are set as the input of an I/O Port after reset.
Note: The data select port is
+1 increments automatically when it accesses φL2E, φL2F, φL3B, φK3B on the
I/Omap.
28
27
29
24
23
26
25
30
P1-3
VDD
P1-2
P1-1
P1-0
P9-3
P9-2
P9-1
P9-0
Example for key input matrix circuit
configuration
P9-3
P9-2
P9-1
P9-0
High impedance
P1-3
P1-2
P1-1
P1-0
Pull-up
Pull-up
Pull-up
Pushing of P9-3 and P1-1 keys
I/O port-1
Loaded into data
The following is an example of key input matrix circuit
configuration. Without key input, it pulled-up and key is
pushed, it inputted “L” level from sauce side(I/O port-9).
It is necessary to take into consideration the shift time to
the pull-up of a key input from “L”. They are all about a key
sauce side at the time of WAIT instruction execution and
“L” WAIT instruction can be lifted, whenever a key input
will be pushed, if it stands by on the level.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com