| поискавой системы для электроныых деталей |
|
SML2108F датащи(PDF) 11 Page - Summit Microelectronics, Inc. |
|
|
|||||||||||||||||||||||||||||
SML2108F датащи(HTML) 11 Page - Summit Microelectronics, Inc. |
|
11 / 21 page ![]() 11 2053 2.2 11/07/00 SML2108 SUMMIT MICROELECTRONICS, Inc. PRELIMINARY REGISTERS Register 0 2053 Reg0 1.0 REGISTER BIT MAPS The SML2108 has three user programmable, nonvolatile configuration registers. Register 0 This register is used to configure the 8-Bit ADC that monitors the bias current. Bit 7 enables the ADC alert to be latched, which will hold the ALERT pin low until the alert is reset. Bits 6, 5, and 4 are used to set the sample interval of the ADC. The input to the ADC can be scaled and offset to provide maximum resolution over the bias current. Bits 3 and 2 are used to set the full scale range of the ADC, while bits 1 and 0 are used to set the ADC offset. See the Table. Register 1 This register controls multiple functions. Bit 7 disables the alert during a manual analog-to-digital conversion of the bias current. Bit 6 selects the action that will reset an alert from the ADC. When this bit is set to a 0 any device read or write will reset the alert. When set to a 1 the alert will be reset by a low AUTOMON signal. Bit 5 is used to toggle the source of the ADC input between the IBIAS current and the EXT TEMP signal. Bit 2 initializes the input of the 10 bit DAC to either zero or a stored value from a nonvolatile register when the device is powered up. Bit 1 initializes the input of the 8 bit DAC to either zero or a stored value from a nonvolatile register when the device is powered up. Bit 0 sets the maximum P-channel bias current (IBIASP) and modulation current (IMODP) to either 10mA or 100mA. Register 2 This register controls several functions related to the bus interface. Bits 7 and 6 control the read and write access to the configuration registers. It is imperative that register 2 be programmed properly to prevent an inadvertent lockout. Bit 5 determines whether the memory array is available or locked. Bit 4 selects the device type address for accessing the memory array, while bit 3 determines whether the device must receive a bus address that corresponds to the biasing of the address pins. Bit 2 is used to enable an alert condition on the ADC to shut down the bias current. Bits 1 & 0 are unused. 76 5 4 3 2 1 0 n o i t c n u F C D A t r e l A l a v r e t n I e l p m a S C D Ae g n a R C D At e s f f O C D A 0 xxx xx xx d e h c t a l t o n t r e l A 1 d e h c t a l t r e l A x 000 l a v r e t n i e l p m a s s µ 5 00 1 s µ 0 2" " 01 0 s µ 0 6 1" " 01 1 " " s m 8 2 . 1 10 0 s m 5 2 . 6" " 10 1 s m 5 2" " 11 0 s m 0 0 2" " 111 s 6 . 1" " xxx 00 t n e r r u c s a i b e l a c s ll u f 0 1 / 1 01 t n e r r u c s a i b e l a c s ll u f 4 / 1 10 t n e r r u c s a i b e l a c s ll u f 2 / 1 11 t n e r r u c s a i b e l a c s ll u F xx 00 t e s f f o o N 01 t e s f f o t n e r r u c s a i b e l a c s ll u f f o 4 / 1 10 t e s f f o t n e r r u c s a i b e l a c s ll u f f o 2 / 1 11 t e s f f o t n e r r u c s a i b e l a c s ll u f f o 4 / 3 |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |