| поискавой системы для электроныых деталей |
|
TMP86FS23UG датащи(PDF) 63 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP86FS23UG датащи(HTML) 63 Page - Toshiba Semiconductor |
|
63 / 252 page ![]() Page 51 TMP86FS23UG 5. I/O Ports The TMP86FS23UG has 7 parallel input/output ports (48 pins) and output ports (3 pins) as follows. Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several timer before processing. Figure 5-1 shows input/output timing examples. External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the pro- gram. Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port. Note: The positions of the read and write cycles may vary, depending on the instruction. Figure 5-1 Input/Output Timing (Example) Primary Function Secondary Functions Port P1 8-bit I/O port External interrupt input, UART input/output, Serial PROM mode control input and segment output. Port P2 3-bit I/O port Low-frequency resonator connections, external interrupt input, STOP mode release signal input. Port P3 5-bit I/O port Timer/counter input/output serial interface input/output and divider output. 3-bit I/O port Timer/counter input/output. Port P5 8-bit I/O port LCD segment output. Port P6 8-bit I/O port Analog input, external interrupt input, timer/counter input and STOP mode release signal input. Port P7 8-bit I/O port LCD segment output. Port P8 8-bit I/O port LCD segment output. Instruction execution cycle Input strobe Data input Ex: LD A, (x) Fetch cycle Fetch cycle Read cycle S0 S1 S2 S3 S0 S1 S2 S3 S0 S1 S2 S3 Instruction execution cycle Output strobe Data output Ex: LD (x), A Fetch cycle Fetch cycle Write cycle S0 S1 S2 S3 S0 S1 S2 S3 S0 S1 S2 S3 (a) Input timing (b) Output timing Old New |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |