поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320DM6435 датащи(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320DM6435
подробное описание детали  Digital Media Processor
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM6435 датащи(HTML) 2 Page - Texas Instruments

  TMS320DM6435 Datasheet HTML 1Page - Texas Instruments TMS320DM6435 Datasheet HTML 2Page - Texas Instruments TMS320DM6435 Datasheet HTML 3Page - Texas Instruments TMS320DM6435 Datasheet HTML 4Page - Texas Instruments TMS320DM6435 Datasheet HTML 5Page - Texas Instruments TMS320DM6435 Datasheet HTML 6Page - Texas Instruments TMS320DM6435 Datasheet HTML 7Page - Texas Instruments TMS320DM6435 Datasheet HTML 8Page - Texas Instruments TMS320DM6435 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 252 page
background image
www.ti.com
1.2 Description
TMS320DM6435
Digital Media Processor
SPRS344B – NOVEMBER 2006 – REVISED NOVEMBER 2007
128 Channel Mode
• Up to 111 General-Purpose I/O (GPIO) Pins
(Multiplexed With Other Device Functions)
• Multichannel Audio Serial Port (McASP0)
Four Serializers and SPDIF (DIT) Mode
• Packages:
361-Pin Pb-Free PBGA Package
• 16-Bit Host-Port Interface (HPI)
(ZWT Suffix), 0.8-mm Ball Pitch
• High-End CAN Controller (HECC)
376-Pin Plastic BGA Package
• 10/100 Mb/s Ethernet MAC (EMAC)
(ZDU Suffix), 1.0-mm Ball Pitch
IEEE 802.3 Compliant
• 0.09-µm/6-Level Cu Metal Process (CMOS)
Supports Media Independent Interface (MII)
• 3.3-V and 1.8-V I/O, 1.2-V Internal
Management Data I/O (MDIO) Module
(-6/-5/-5Q/-5S/-4/-4Q/-4S)
• VLYNQ™ Interface (FPGA Interface)
• 3.3-V and 1.8-V I/O, 1.05-V Internal
• Three Pulse Width Modulator (PWM) Outputs
(-6 when SYSCLK1
≤ 400 MHz only)
• On-Chip ROM Bootloader
• Applications:
• Individual Power-Savings Modes
Digital Media
• Flexible PLL Clock Generators
Networked Media Encode
Video Imaging
• IEEE-1149.1 (JTAG™)
Boundary-Scan-Compatible
The TMS320C64x+™ DSPs (including the TMS320DM6435 device) are the highest-performance
fixed-point DSP generation in the TMS320C6000™ DSP platform. The DM6435 device is based on the
third-generation high-performance, advanced VelociTI™ very-long-instruction-word (VLIW) architecture
developed by Texas Instruments (TI), making these DSPs an excellent choice for digital media
applications. The C64x+™ devices are upward code-compatible from previous devices that are part of the
C6000™ DSP platform. The C64x™ DSPs support added functionality and have an expanded instruction
set from previous devices.
Any reference to the C64x DSP or C64x CPU also applies, unless otherwise noted, to the C64x+ DSP and
C64x+ CPU, respectively.
With performance of up to 4800 million instructions per second (MIPS) at a clock rate of 600 MHz, the
C64x+ core offers solutions to high-performance DSP programming challenges. The DSP core possesses
the operational flexibility of high-speed controllers and the numerical capability of array processors. The
C64x+ DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly
independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs). The
eight functional units include instructions to accelerate the performance in video and imaging applications.
The DSP core can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 2400 million
MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 4800 MMACS. For more details
on the C64x+ DSP, see the TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide
(literature number SPRU732).
The DM6435 also has application-specific hardware logic, on-chip memory, and additional on-chip
peripherals similar to the other C6000 DSP platform devices. The DM6435 core uses a two-level
cache-based architecture. The Level 1 program memory/cache (L1P) consists of a 256K-bit memory
space that can be configured as mapped memory or direct mapped cache, and the Level 1 data (L1D)
consists of a 640K-bit memory space —384K-bit of which is mapped memory and 256K-bit of which can
be configured as mapped memory or 2-way set-associative cache. The Level 2 memory/cache (L2)
consists of a 1M-bit memory space that is shared between program and data space. L2 memory can be
configured as mapped memory, cache, or combinations of the two.
TMS320DM6435 Digital Media Processor
2
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com