UCC28070 datasheet(4/27 Pages) TI

4 / 27 page

www.ti.com

UCC28070

SLUS794 – NOVEMBER 2007

ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range

−40

°C < T

A < 125°C, TJ = TA, VCC = 12 V, GND = 0 V, RRT = 75 kΩ, RDMX = 67.5

Ω, RRDM = RSYN = 100 kΩ, RIMO = 16 kΩ, CCDR = 625 pF, CSS = CVREF = 0.1 µF, CVCC = 1 µF, (unless otherwise noted)

SYMBOL

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNITS

Clock Synchronization

VCDR

SYNC enable threshold

Measured at CDR (rising)

TBD

VCDR = 6 V, Measured from RDM (rising) to

SYNC propagation delay

TBD

GDx (rising)

SYNC threshold (Rising)

VCDR = 6 V, Measured at RDM (rising)

1.2

1.5

SYNC threshold (Falling)

VCDR = 6 V, Measured at RDM (falling)

0.4

0.7

Positive pulse width

0.2

µs

SYNC pulses

Maximum duty cycle (2)

Voltage Amplifier

VSENSE voltage

In regulation, TA = 25°C

2.97

3.03

VSENSE voltage

In regulation

2.94

3.06

VSENSE input bias current

In regulation

250

TBD

VAO high voltage

VSENSE = 2.9 V

4.8

5.2

VAO low voltage

VSENSE = 3.1 V

0.05

TBD

gMV

VAO transconductance

2.8 V < VSENSE < 3.2 V, VAO = 3 V

µS

VAO sink current, overdriven limit

VSENSE = 3.5 V, VAO = 3 V

VAO source current, overdriven

VSENSE = 2.5 V, VAO = 3 V, SS = 3 V

−30

µA

VAO source current,

VSENSE = 2.5 V, VAO = 3 V

−130

overdriven limit + ISRC

Measured as VSENSE (falling) / VSENSE

Slew-rate correction threshold

(regulation)

Slew-rate correction hysteresis

Measured at VSENSE (rising)

TBD

Measured at VAO, in addition to VAO

ISRC

Slew-rate correction current

−100

µA

source current.

Slew-rate correction enable threshold

Measured at SS (rising)

VAO discharge current

VSENSE = 0.5 V, VAO = 1 V

µA

Soft Start

ISS

SS source current

VSENSE = 0.9 V, SS = 1 V

−10

µA

Adaptive source current

VSENSE = 1.1 V, SS = 1 V

−1

Adaptive SS disable

Measured as VSENSE – SS

SS sink current

VSENSE = 0.5 V, SS = 0.2 V

0.5

0.9

(2)

Due to the programmability of the maximum PWM switching duty cycle (DMAX), the maximum duty cycle of a synchronization pulse must

be reasonably (~5-10%) less than 2 x DMAX -1.

Submit Documentation Feedback

Product Folder Link(s): UCC28070

UCC28070 датащи(PDF) 4 Page - Texas Instruments

UCC28070 датащи(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

датащи скачать

ссылки URL