поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC312XDP512F0MPVR датащи(PDF) 216 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 216 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 212Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 213Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 214Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 215Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 216Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 217Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 218Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 219Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 220Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 216 / 1350 page
background image
Chapter 6 XGATE (S12XGATEV2)
MC9S12XDP512 Data Sheet, Rev. 2.17
216
Freescale Semiconductor
Operation
RS1 + RS2 + C
⇒ RD
Adds the content of register RS1, the content of register RS2 and the value of the Carry bit using binary
addition and stores the result in the destination register RD. The Zero Flag is also carried forward from the
previous operation allowing 32 and more bit additions.
Example:
ADC
R6,R2,R2
ADC
R7,R3,R3 ; R7:R6 = R5:R4 + R3:R2
BCC
; conditional branch on 32 bit addition
CCR Effects
Code and CPU Cycles
ADC
Add with Carry
ADC
NZ
V
C
∆∆∆∆
N:
Set if bit 15 of the result is set; cleared otherwise.
Z:
Set if the result is $0000 and Z was set before this operation; cleared otherwise.
V:
Set if a two´s complement overflow resulted from the operation; cleared otherwise.
RS1[15] & RS2[15] & RD[15]new | RS1[15] & RS2[15] & RD[15]new
C:
Set if there is a carry from bit 15 of the result; cleared otherwise.
RS1[15] & RS2[15] | RS1[15] & RD[15]new | RS2[15] & RD[15]new
Source Form
Address
Mode
Machine Code
Cycles
ADC RD, RS1, RS2
TRI
0
0
0
1
1
RD
RS1
RS2
1
1
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com