поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

405EX датащи(PDF) 61 Page - Applied Micro Circuits Corporation

номер детали 405EX
подробное описание детали  PowerPC 405EX Embedded Processor
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMCC [Applied Micro Circuits Corporation]
домашняя страница  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

405EX датащи(HTML) 61 Page - Applied Micro Circuits Corporation

Back Button 405EX Datasheet HTML 57Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 58Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 59Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 60Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 61Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 62Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 63Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 64Page - Applied Micro Circuits Corporation 405EX Datasheet HTML 65Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 67 page
background image
PPC405EX – PowerPC 405EX Embedded Processor
Revision 1.09 - August 21, 2007
AMCC Proprietary
61
Preliminary Data Sheet
DDR SDRAM Read Operation
The Read of the incoming Data from the SDRAM is done on the rising and falling edges of the differential DQS
signal. The Data must be centered to these edges for correct operation.
The PPC405EX can delay with very fine granularity the DQS through register programming.
DDR SDRAM MemClkOut0 and Read Clock Delay
In order to accommodate timing variations introduced by the system designs using this chip, the three-stage data
path shown below is used to eliminate metastability and allow data sampling to be adjusted for minimum latency.
The data is stored in the eight Flip Flops of the Stage 1, such that it can be transferred later within a 8x period.
Table 22. I/O Timing—DDR SDRAM TSK, TSA, and THA
Signal Name
TSK (ns)
TSA (ns)
THA (ns)
MinimumMaximumMinimum
Minimum
MemAddr00:14
0.20
0.20
+2.3
+2.3
BA0:2
BankSel0:1
MemClkEn
CAS
RAS
WE
Table 23. I/O Timing—DDR SDRAM Write TimingTSD and THD
Notes:
1. TSD and THD are measured under worst case conditions.
2. Clock speed for the values in the table is 200MHz.
3. The time values in the table include 1/4 of a cycle at 200MHz (5ns x 0.25 = 1.25 ns).
4. To obtain adjusted TSD and THD values for lower clock frequencies, subtract 1.5 ns from the values in the table and add 1/4
of the cycle time for the lower clock frequency (for example, TSD − 1.25 + 0.25TCYC).
Signal Names
Reference Signal
TSD (ns)
THD (ns)
MemData00:07, DM0
DQS0
0.84
1.15
MemData08:15, DM1
DQS1
0.84
1.15
MemData16:23, DM2
DQS2
0.84
1.15
MemData24:31, DM3
DQS3
0.84
1.15
ECC0:7, DM4
DQS4
0.84
1.15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com