405EX datasheet(11/67 Pages) AMCC

11 / 67 page

PPC405EX – PowerPC 405EX Embedded Processor

Revision 1.09 - August 21, 2007

AMCC Proprietary

Preliminary Data Sheet

• PCI-Express to PCI-Express opaque (Non-Transparent) bridge

• Power Management

• Supports one virtual channel (VC0) with no Traffic Class (TC) filtering

• Maximum Payload block size 256B

• Supports up to 512B maximum Read request size

• Requests supported:

– Up to two posted outbound Write requests (memory and messages)

– Up to two posted inbound Write requests

– Up to two outbound Read requests outstanding on PCI Express

– Up to two inbound Read requests outstanding on PCI Express

– Outbound I/O request as a PCI Express Root Port

– Inbound I/O request as a PCI Express End Point

• Buffering in each PCI Express Port for the following transaction types:

– 1KB Replay buffer: up to eight in flight transactions

– 512B for Outbound posted Writes

– 512B for Outbound Reads completion

– 512B for Inbound posted Writes

– 512B for Inbound Reads completion

• Parity checking on each buffer

• POM Programmable Outbound Memory Regions: 3 Memory, 1 I/O, 1 Message, 1 config, 1 Internal Regs

• PIM Programmable Inbound Memory Regions: 4 Memory, 1 I/O, 1 Expansion ROM

• INTx Interrupts support (PCI legacy):

– Up to four INTx Termination for Root Ports. A/B/C/D interrupts are wired to the UIC

– A/B/C/D INTx types Generation for Endpoints

• MSI - Message Signaled Interrupts

– MSI Generation for End Point

– MSI Termination for Root Ports

– MSI_X Termination for Root Ports

Security Function

The built-in security function is a cryptographic engine attached to the 128-bit PLB with built-in DMA and interrupt

controllers.

Features include:

• Federal Information Processing Standard (FIPS) 140-2 design

• Support for an unlimited number of Security Associations (SA)

• Different SA formats for each supported protocol (IPsec, SSL/TLS/DTLS, MACSec, SGT L2/L3 and sRTP)

• Internet Protocol Security (IPSec) features

– Full packet transforms (ESP & AH)

– Complete header and trailer processing (IPv4 and IPv6)

– Multi-mode automatic padding

– "Mutable bit" handler for AH, including IPv4 option and IPv6 extension headers

• Secure Socket Layer (SSL), Transport Layer Security (TLS), and Datagram Transport Layer Security (DTLS)

– Packet transforms

– One-pass hash-then-encrypt or decrypt-then-hash for SSL, TLS and DTLS packet transforms using ARC4

Stream Cipher

• Secure Real-Time Protocol (sRTP) features

– Packet transforms

– ROC removal and TAG insertion

– Variable bypass offset of header length per packet

405EX датащи(PDF) 11 Page - Applied Micro Circuits Corporation

405EX датащи(HTML) 11 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

датащи скачать

ссылки URL