P89V52X2FN datasheet(17/56 Pages) PHILIPS

17 / 56 page

P89V52X2_1

Preliminary data sheet

Rev. 01 — 7 June 2007

17 of 56

NXP Semiconductors

P89V52X2

80C51 with 256 B RAM, 192 B data EEPROM

6.8.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit

Counter with a fixed divide-by-32 prescaler. Figure 10 shows Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over

from all 1s to all 0s, it sets the Timer interrupt flag TFn. The count input is enabled to the

Timer when TRn = 1 and either GATE = 0 or INTn = 1. (Setting GATE = 1 allows the Timer

to be controlled by external input INTn, to facilitate pulse width measurements). TRn is a

control bit in the Special Function Register TCON (Figure 8). The GATE bit is in the TMOD

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper

3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not

clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1 (see Figure 10). There are two

different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

6.8.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (THn and TLn)

are used. See Figure 11.

IE1

Interrupt 1 Edge flag. Set by hardware when external interrupt 1

edge/LOW-level is detected. Cleared by hardware when the interrupt

is processed, or by software.

IT1

Interrupt 1 Type control bit. Set/cleared by software to specify falling

edge/LOW-level that triggers external interrupt 1.

IE0

Interrupt 0 Edge flag. Set by hardware when external interrupt 0

edge/LOW-level is detected. Cleared by hardware when the interrupt

is processed, or by software.

IT0

Interrupt 0 Type control bit. Set/cleared by software to specify falling

edge/LOW-level that triggers external interrupt 0.

Table 14.

TCON - Timer/Counter control register (address 88H) bit description …continued

Bit

Symbol

Description

Fig 10. Timer/Counter 0 or 1 in Mode 0 (13-bit counter)

002aaa519

osc/6

Tn pin

TRn

TnGate

INTn pin

C/T = 0

C/T = 1

TLn

(5-bits)

THn

(8-bits)

TFn

control

overflow

interrupt

P89V52X2FN датащи(PDF) 17 Page - NXP Semiconductors

P89V52X2FN датащи(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

датащи скачать

ссылки URL