поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM7367 датащи(PDF) 121 Page - PMC-Sierra, Inc

номер детали PM7367
подробное описание детали  FRAME ENGINE AND DATA LINK MANAGER
PDF  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7367 датащи(HTML) 121 Page - PMC-Sierra, Inc

Back Button PM7367 Datasheet HTML 117Page - PMC-Sierra, Inc PM7367 Datasheet HTML 118Page - PMC-Sierra, Inc PM7367 Datasheet HTML 119Page - PMC-Sierra, Inc PM7367 Datasheet HTML 120Page - PMC-Sierra, Inc PM7367 Datasheet HTML 121Page - PMC-Sierra, Inc PM7367 Datasheet HTML 122Page - PMC-Sierra, Inc PM7367 Datasheet HTML 123Page - PMC-Sierra, Inc PM7367 Datasheet HTML 124Page - PMC-Sierra, Inc PM7367 Datasheet HTML 125Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 323 page
background image
PM7367 FREEDM-32P32
DATA SHEET
PMC-1991499
ISSUE 2
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE
107
LENDIAN:
The Little Endian mode bit (LENDIAN) selects between Big Endian or Little
Endian format when reading packet data from and writing packet data to PCI
host memory. When LENDIAN is set low, Big Endian format is selected.
When LENDIAN is set high, Little Endian format is selected. Descriptor
references and the contents of descriptors are always transferred in Little
Endian Format. Please refer below for each format's byte ordering.
Table 14 – Big Endian Format
00
Bit 31
24
23
16
15
8
7
Bit 0
DWORD Address
04
BYTE 0
BYTE 1
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
BYTE 7
n-4
BYTE n-4
BYTE n-3
BYTE n-2
BYTE n-1
Table 15 – Little Endian Format
00
Bit 31
24
23
16
15
8
7
Bit 0
DWORD Address
04
BYTE 3
BYTE 2
BYTE 1
BYTE 0
BYTE 7
BYTE 6
BYTE 5
BYTE 4
n-4
BYTE n-1
BYTE n-2
BYTE n-3
BYTE n-4
SOE_E:
The stop on error enable (SOE_E) bit determines the action the PCI
controller will take when a system or parity error occurs. When set high the
PCI controller will disconnect the PCI REQB signal from the PCI bus. This
prevents the GPIC from the becoming a master device on the PCI bus in
event of one of the following bits in the PCI Configuration Command/Status
register being set: DPR, RTABT, MABT and SERR. When the SOE_E bit is
set low the PCI controller will continue to allow master transactions on the
PCI bus. Setting this bit low after an error has occurred or clearing the
appropriate bit the PCI Configuration Command/Status register will reactivate
the PCI REQB signal and allow the GPIC to resume servicing the local



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com