CS42418 datasheet(45/73 Pages) CIRRUS

45 / 73 page

DS603F1

CS42418

6.5

Interface Formats (address 04h)

6.5.1

DIGITAL INTERFACE FORMAT (DIFX)

Default = 01

Function:

These bits select the digital interface format used for the ADC & DAC Serial Port when not in One-Line

Mode. The required relationship between the Left/Right clock, serial clock, and serial data is defined by

the Digital Interface Format and the options are detailed in Figures 11-13.

6.5.2

ADC ONE_LINE MODE (ADC_OLX)

Default = 00

Function:

These bits select which mode the ADC will use. By default, One-Line Mode is disabled, but it can be

selected using these bits. Please see Figures 14 and 15 to see the format of One-Line Mode 1 and

One-Line Mode 2.

6.5.3

DAC ONE_LINE MODE (DAC_OLX)

Default = 00

Function:

These bits select which mode the DAC will use. By default, One-Line Mode is disabled, but it can be

selected using these bits. Please see Figures 14 and 15 to see the format of One-Line Mode 1 and

One-Line Mode 2.

432

DIF1

DIF0

ADC_OL1

ADC_OL0

DAC_OL1

DAC_OL0

Reserved

CODEC_RJ16

DIF1

DIF0

Description

Format

Figure

Left-Justified, up to 24-bit data

I²S, up to 24-bit data

Right-Justified, 16-bit or 24-bit data

Reserved

Table 6. Digital Interface Formats

ADC_OL1

ADC_OL0

Description

Format

Figure

DIF: take the DIF setting from reg04h[7:6]

One-Line #1

One-Line #2

Reserved

Table 7. ADC One-Line Mode

DAC_OL1

DAC_OL0

Description

Format

Figure

DIF: take the DIF setting from reg04h[7:6]

One-Line #1

One-Line #2

Reserved

Table 8. DAC One-Line Mode

CS42418 датащи(PDF) 45 Page - Cirrus Logic

CS42418 датащи(HTML) 45 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

датащи скачать

ссылки URL