поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS42418 датащи(PDF) 43 Page - Cirrus Logic

номер детали CS42418
подробное описание детали  110 dB, 192 kHz 8-Ch Codec with PLL
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42418 датащи(HTML) 43 Page - Cirrus Logic

Back Button CS42418 Datasheet HTML 39Page - Cirrus Logic CS42418 Datasheet HTML 40Page - Cirrus Logic CS42418 Datasheet HTML 41Page - Cirrus Logic CS42418 Datasheet HTML 42Page - Cirrus Logic CS42418 Datasheet HTML 43Page - Cirrus Logic CS42418 Datasheet HTML 44Page - Cirrus Logic CS42418 Datasheet HTML 45Page - Cirrus Logic CS42418 Datasheet HTML 46Page - Cirrus Logic CS42418 Datasheet HTML 47Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 73 page
background image
DS603F1
43
CS42418
6.3
Power Control (address 02h)
6.3.1
POWER DOWN PLL (PDN_PLL)
Default = 0
Function:
When enabled, the PLL is held in a reset state. It is advised that any change of this bit be made while
the DACs are muted or the power-down bit (PDN) is enabled to eliminate the possibility of audible
artifacts.
6.3.2
POWER DOWN ADC (PDN_ADC)
Default = 0
Function:
When enabled the stereo analog to digital converter will remain in a reset state. It is advised that any
change of this bit be made while the DACs are muted or the power-down bit (PDN) is enabled to elim-
inate the possibility of audible artifacts.
6.3.3
POWER DOWN DAC PAIRS (PDN_DACX)
Default = 0
Function:
When enabled the respective DAC channel pair x (AOUTAx and AOUTBx) will remain in a reset state.
6.3.4
POWER DOWN (PDN)
Default = 1
Function:
The entire device will enter a low-power state when this function is enabled, and the contents of the
control registers are retained in this mode. The power-down bit defaults to ‘enabled’ on power-up and
must be disabled before normal operation can occur.
6.4
Functional Mode (address 03h)
6.4.1
DAC FUNCTIONAL MODE (DAC_FMX)
Default = 00
00 - Single-Speed Mode (4 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 192 kHz sample rates)
11 - Reserved
Function:
Selects the required range of sample rates for all converters clocked from the DAC serial port (DAC_SP).
Bits must be set to the corresponding sample rate range when the DAC_SP is in Master or Slave Mode.
7
6
5
432
10
Reserved
PDN_PLL
PDN_ADC
PDN_DAC4
PDN_DAC3
PDN_DAC2
PDN_DAC1
PDN
7
6
5
432
10
DAC_FM1
DAC_FM0
ADC_FM1
ADC_FM0
Reserved
ADC_SP SEL
DAC_DEM
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com