PIC16F946-ESLASHMLQTP datasheet(116/330 Pages) MICROCHIP

116 / 330 page

PIC16F913/914/916/917/946

DS41250F-page 114

8.3

Comparator Control

The CMCON0 register (Register 8-1) provides access

to the following comparator features:

• Mode selection

• Output state

• Output polarity

• Input switch

8.3.1

COMPARATOR OUTPUT STATE

Each comparator state can always be read internally

via the associated CxOUT bit of the CMCON0 register.

The comparator outputs are directed to the CxOUT

pins when CM<2:0> = 110. When this mode is

selected, the TRIS bits for the associated CxOUT pins

must be cleared to enable the output drivers.

8.3.2

COMPARATOR OUTPUT POLARITY

Inverting the output of a comparator is functionally

equivalent to swapping the comparator inputs. The

polarity of a comparator output can be inverted by set-

ting the CxINV bits of the CMCON0 register. Clearing

CxINV results in a non-inverted output. A complete

table showing the output state versus input conditions

and the polarity bit is shown in Table 8-1.

TABLE 8-1:

OUTPUT STATE VS. INPUT

CONDITIONS

8.3.3

COMPARATOR INPUT SWITCH

The inverting input of the comparators may be switched

between two analog pins or an analog input pin and

and the fixed voltage reference in the following modes:

• CM<2:0> = 001 (Comparator C1 only)

• CM<2:0> = 010 (Comparators C1 and C2)

• CM<2:0> = 101 (Comparator C2 only)

In the above modes, both pins remain in Analog mode

regardless of which pin is selected as the input. The CIS

bit of the CMCON0 register controls the comparator

input switch.

8.4

Comparator Response Time

The comparator output is indeterminate for a period of

time after the change of an input source or the selection

of a new reference voltage. This period is referred to as

the response time. The response time of the comparator

differs from the settling time of the voltage reference.

Therefore, both of these times must be considered when

determining the total response time to a comparator

input change. See the Comparator and Voltage

Reference Specifications in Section 19.0 “Electrical

Specifications” for more details.

8.5

Comparator Interrupt Operation

The comparator interrupt flag is set whenever there is

a change in the output value of the comparator.

Changes are recognized by means of a mismatch

circuit which consists of two latches and an

exclusive-or gate (see Figure 8-2 and Figure 8-3). One

latch is updated with the comparator output level when

the CMCON0 register is read. This latch retains the

value until the next read of the CMCON0 register or the

occurrence of a Reset. The other latch of the mismatch

circuit is updated on every Q1 system clock. A

mismatch condition will occur when a comparator

output change is clocked through the second latch on

the Q1 clock cycle. The mismatch condition will persist,

holding the CxIF bit of the PIR2 register true, until either

the CMCON0 register is read or the comparator output

returns to the previous state.

Software will need to maintain information about the

status of the comparator output to determine the actual

change that has occurred.

The CxIF bit of the PIR2 register is the comparator

interrupt flag. This bit must be reset in software by

clearing it to ‘0’. Since it is also possible to write a ‘1’ to

this register, a simulated interrupt may be initiated.

The CxIE bit of the PIE2 register and the PEIE and GIE

bits of the INTCON register must all be set to enable

comparator interrupts. If any of these bits are cleared,

the interrupt is not enabled, although the CxIF bit of the

PIR2 register will still be set if an interrupt condition

occurs.

The user, in the Interrupt Service Routine, can clear the

interrupt in the following manner:

a) Any read or write of CMCON0. This will end the

mismatch condition. See Figures 8-6 and 8-7

b) Clear the CxIF interrupt flag.

A persistent mismatch condition will preclude clearing

the CxIF interrupt flag. Reading CMCON0 will end the

mismatch condition and allow the CxIF bit to be cleared.

Input Conditions

CxINV

CxOUT

VIN- > VIN+

VIN- < VIN+

VIN- > VIN+

VIN- < VIN+

Note:

CxOUT refers to both the register bit and

output pin.

Note:

A write operation to the CMCON0 register

will also clear the mismatch condition

because all writes include a read

operation at the beginning of the write

cycle.

PIC16F946-E/MLQTP датащи(PDF) 116 Page - Microchip Technology

PIC16F946-E/MLQTP датащи(HTML) 116 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL