поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

R8C2C датащи(PDF) 55 Page - Renesas Technology Corp

номер детали R8C2C
подробное описание детали  MCU
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2C датащи(HTML) 55 Page - Renesas Technology Corp

Back Button R8C2C Datasheet HTML 50Page - Renesas Technology Corp R8C2C Datasheet HTML 51Page - Renesas Technology Corp R8C2C Datasheet HTML 52Page - Renesas Technology Corp R8C2C Datasheet HTML 53Page - Renesas Technology Corp R8C2C Datasheet HTML 54Page - Renesas Technology Corp R8C2C Datasheet HTML 55Page - Renesas Technology Corp R8C2C Datasheet HTML 56Page - Renesas Technology Corp R8C2C Datasheet HTML 57Page - Renesas Technology Corp R8C2C Datasheet HTML 58Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 55 / 58 page
background image
R8C/2C Group, R8C/2D Group
5. Resets
Rev.2.00
Dec 05, 2007
Page 34 of 585
REJ09B0339-0200
Figure 5.3
Reset Sequence
Figure 5.4
OFS Register
Start time of flash memory
(CPU clock
× 14 cycles)
0FFFCh
0FFFEh
0FFFDh
Content of reset vector
CPU clock
Address
(internal address
signal)
NOTES:
1. Hardware reset.
2. When the “L” input width to the RESET pin is set to fOCO-S clock
× 32 cycles or more, setting the RESET pin to “H” also sets the internal
reset signal to “H” at the same.
CPU clock
× 28 cycles
fOCO-S clock
× 32 cycles(2)
fOCO-S
Internal reset
signal
RESET pin
10 cycles or more are needed(1)
Option Function Select Register(1)
Symbol
Address
When Shipping
OFS
0FFFFh
FFh(3)
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3. If the block including the OFS register is erased, FFh is set to the OFS register.
(b6)
Reserved bit
Set to 1.
RW
CSPROINI
Count source protect
mode after reset select
bit
0 : Count source protect mode enabled after reset
1 : Count source protect mode disabled after reset
RW
To use the pow er-on reset, set the LVD0ON bit to 0 (voltage monitor 0 reset enabled after hardw are reset).
ROMCP1
ROM code protect bit
0 : ROM code protect enabled
1 : ROM code protect disabled
RW
ROMCR
ROM code protect
disabled bit
0 : ROM code protect disabled
1 : ROMCP1 enabled
RW
(b1)
RW
Reserved bit
Set to 1.
WDTON
RW
Watchdog timer start
select bit
0 : Starts w atchdog timer automatically after reset
1 : Watchdog timer is inactive after reset
1
11
b7 b6 b5 b4 b3 b2 b1 b0
(b4)
Reserved bit
Set to 1.
RW
The OFS register is on the flash memory. Write to the OFS register w ith a program. After w riting is completed, do not
w rite additions to the OFS register.
LVD0ON
Voltage detection 0
circuit start bit(2)
0 : Voltage monitor 0 reset enabled after hardw are
reset
1 : Voltage monitor 0 reset disabled after hardw are
reset
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com