R8C2C datasheet(53/58 Pages) RENESAS

53 / 58 page

R8C/2C Group, R8C/2D Group

5. Resets

Rev.2.00

Dec 05, 2007

Page 32 of 585

REJ09B0339-0200

Resets

The following resets are implemented: hardware reset, power-on reset, voltage monitor 0 reset, voltage monitor 1

reset, voltage monitor 2 reset, watchdog timer reset, and software reset.

Table 5.1 lists the Reset Names and Sources.

Figure 5.1

Block Diagram of Reset Circuit

Table 5.1

Reset Names and Sources

Reset Name

Source

Hardware reset

Input voltage of RESET pin is held “L”

Power-on reset

VCC rises

Voltage monitor 0 reset

VCC falls (monitor voltage: Vdet0)

Voltage monitor 1 reset

VCC falls (monitor voltage: Vdet1)

Voltage monitor 2 reset

VCC falls (monitor voltage: Vdet2)

Watchdog timer reset

Underflow of watchdog timer

Software reset

Write 1 to PM03 bit in PM0 register

RESET

Power-on reset

circuit

Voltage

detection

circuit

Watchdog

timer

CPU

Voltage monitor 0 reset

SFRs

Bits VCA25,

VW0C0, and

VW0C6

SFRs

Bits VCA13, VCA26, VCA27,

VW1C2, VW1C3,

VW2C2, VW2C3,

VW0C1, VW0F0,

VW0F1, and VW0C7

Pin, CPU, and

SFR bits other than

those listed above

VCC

Hardware reset

Power-on reset

Voltage monitor 1 reset

Watchdog timer

reset

Software reset

VCA13: Bit in VCA1 register

VCA25, VCA26, VCA27: Bits in VCA2 register

VW0C0, VW0C1, VW0C6, VW0F0, VW0F1, VW0C7: Bits in VW0C register

VW1C2, VW1C3: Bits in VW1C register

VW2C2, VW2C3: Bits in VW2C register

Voltage monitor 2

reset

SFRs

Bits VCA25,

VW0C0, and

VW0C6

R8C2C датащи(PDF) 53 Page - Renesas Technology Corp

R8C2C датащи(HTML) 53 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

датащи скачать

ссылки URL