XRT83SL314 datasheet(9/83 Pages) EXAR

9 / 83 page

XRT83SL314

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

REV. 1.0.1

RLOS

AB1

Receive Loss of Signal (Global Pin for All 14-Channels)

When a receive loss of signal occurs for any one of the 14-channels according

to ITU-T G.775, the RLOS pin will go "High" for a minimum of one RCLK cycle.

RLOS will remain "High" until the loss of signal condition clears.

See the

Receive Loss of Signal section of this datasheet for more details.

NOTE: This pin is for redundancy applications to initiate an automatic switch to

the backup card. For individual channel RLOS, see the register map.

RCLK13

RCLK12

RCLK11

RCLK10

RCLK9

RCLK8

RCLK7

RCLK6

RCLK5

RCLK4

RCLK3

RCLK2

RCLK1

RCLK0

AB14

Y22

R22

P22

G22

F22

B14

AA2

AA9

Receive Clock Output

RCLK is the recovered clock from the incoming data stream. If the incoming

signal is absent or RxON is pulled "Low", RCLK maintains its timing by using

an internal master clock as its reference. RPOS/RNEG data can be updated

on either edge of RCLK selected by RCLKE in the appropriate global register.

NOTE: RCLKE is a global setting that applies to all 14 channels.

RPOS13

RPOS12

RPOS11

RPOS10

RPOS9

RPOS8

RPOS7

RPOS6

RPOS5

RPOS4

RPOS3

RPOS2

RPOS1

RPOS0

Y14

W20

P20

N20

H20

G20

D14

D10

Y10

RPOS/RDATA Output

Receive digital output pin. In dual rail mode, this pin is the receive positive

data output. In single rail mode, this pin is the receive non-return to zero (NRZ)

data output.

RECEIVER SECTION

NAME

TYPE

DESCRIPTION

XRT83SL314 датащи(PDF) 9 Page - Exar Corporation

XRT83SL314 датащи(HTML) 9 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

датащи скачать

ссылки URL