поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XRT83SL314 датащи(PDF) 69 Page - Exar Corporation

номер детали XRT83SL314
подробное описание детали  14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EXAR [Exar Corporation]
домашняя страница  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83SL314 датащи(HTML) 69 Page - Exar Corporation

Back Button XRT83SL314 Datasheet HTML 65Page - Exar Corporation XRT83SL314 Datasheet HTML 66Page - Exar Corporation XRT83SL314 Datasheet HTML 67Page - Exar Corporation XRT83SL314 Datasheet HTML 68Page - Exar Corporation XRT83SL314 Datasheet HTML 69Page - Exar Corporation XRT83SL314 Datasheet HTML 70Page - Exar Corporation XRT83SL314 Datasheet HTML 71Page - Exar Corporation XRT83SL314 Datasheet HTML 72Page - Exar Corporation XRT83SL314 Datasheet HTML 73Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 83 page
background image
xr
XRT83SL314
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
REV. 1.0.1
66
TABLE 45: MICROPROCESSOR REGISTER 0XE4H BIT DESCRIPTION
TABLE 46: MICROPROCESSOR REGISTER 0XE5H BIT DESCRIPTION
GLOBAL REGISTER (0XE4H)
BIT
NAME
FUNCTION
Register
Type
Default
Value
(HW reset)
D7
D6
MclkT1out1
MclkT1out0
MCLKT1OUT Select
MclkT1out[1:0] is used to program the MCLKT1out pin. By default,
the output clock is 1.544MHz.
00 = 1.544MHz
01 = 3.088MHz
10 = 6.176MHz
11 = 12.352MHz
R/W
0
0
D5
D4
MclkE1out1
MclkE1out0
MCLKE1OUT Select
MclkE1out[1:0] is used to program the MCLKE1out pin.
By
default, the output clock is 2.048MHz.
00 = 2.048MHz
01 = 4.096MHz
10 = 8.192MHz
11 = 16.384MHz
R/W
0
0
D3
Reserved
This Register Bit is Not Used
R/W
0
D2
Reserved
This Register Bit is Not Used
R/W
0
D1
Reserved
This Register Bit is Not Used
R/W
0
D0
Reserved
This Register Bit is Not Used
R/W
0
GLOBAL REGISTER (0XE5H)
BIT
NAME
FUNCTION
Register
Type
Default
Value
(HW reset)
D7
LCV/OFLW Line Code Violation / Counter Overflow Monitor Select
This bit is used to select the monitoring activity between the LCV
and the counter overflow status. When the 16-bit LCV counter sat-
urates, the counter overflow condition is activated. By default, the
LCV activity is monitored by bit D4 in register 0x05h.
0 = Monitoring LCV
1 = Monitoring the counter overflow status
R/W
0
D6
CNTRDEN Line Code Violation Counter Read Enable
This bit enables the 16-bit LCV counter contents to be read from
bits D[7:0] in register 0xE8h. If a counter reaches full scale, it sat-
urates and remains at FFFFh until a reset is initiated in register
0xE6h. By default, the LCV counter readback function is disabled.
0 = Disabled
1 = Enables the 16-bit LCV Counters for Readback
R/W
0
D5
Reserved
This Register Bit is Not Used
R/W
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com