| поискавой системы для электроныых деталей |
|
PLS159 датащи(PDF) 10 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PLS159 датащи(HTML) 10 Page - NXP Semiconductors |
|
10 / 12 page ![]() Philips Semiconductors Programmable Logic Devices Product specification PLS159A Programmable logic sequencer (16 × 45 × 12) October 22, 1993 34 “OR” ARRAY – (Qn = J-K Type) Q J K Tn M = DISABLED ACTION HOLD CODE Q J K Tn M = DISABLED ACTION RESET CODE L Q J K Tn M = DISABLED ACTION SET CODE Q J K Tn ACTION TOGGLE CODE O – H M = DISABLED “OR” ARRAY – (S or B) “EX-OR” ARRAY – (B) Tn STATUS INACTIVE CODE • Tn STATUS ACTIVE1 CODE A Tn S, B Tn POLARITY LOW1 CODE L POLARITY HIGH CODE H S B S B S, B “OE” ARRAY – (E) ACTION DISABLE CODE ACTION ENABLE4 CODE ACTION CONTROL CODE ACTION IDLE1, 4 CODE O – A En OE En OE En OE En OE • NOTES: 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates. 2. Any gate (T, FC, L, P, R, D)n will be unconditionally inhibited if both of the I, B, or Q links are left intact. 3. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates Tn, FC. 4. En = O and En = • are logically equivalent states, since both cause Fn outputs to be unconditionally enabled. 5. These states are not allowed for control gates (L, P, R, D)n due to their lack of “OR” array links. |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |