поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8313ECVRAFF датащи(PDF) 73 Page - Freescale Semiconductor, Inc

номер детали MPC8313ECVRAFF
подробное описание детали  PowerQUICC??II Pro Processor Hardware Specifications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8313ECVRAFF датащи(HTML) 73 Page - Freescale Semiconductor, Inc

Back Button MPC8313ECVRAFF Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 71Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 76Page - Freescale Semiconductor, Inc MPC8313ECVRAFF Datasheet HTML 77Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 88 page
background image
MPC8313E PowerQUICCII Pro Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
73
Clocking
19.2
Core PLL Configuration
RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300
core clock (core_clk). Table 60 shows the encodings for RCWL[COREPLL]. COREPLL values that are
not listed in Table 60 should be considered as reserved.
NOTE
Core VCO frequency = Core frequency
× VCO divider
VCO divider has to be set properly so that the core VCO frequency is in the
range of 400–800 MHz.
Low
0101
5 : 1
120
125
167
Low
0110
6 : 1
144
150
1
CFG_CLKIN_DIV select the ratio between SYS_CLK_IN and PCI_SYNC_OUT.
2
SYS_CLK_IN is the input clock in host mode; PCI_CLK is the input clock in agent mode.
Table 60. e300 Core PLL Configuration
RCWL[COREPLL]
core_clk : csb_clk Ratio
VCO divider 1
0–1
2–5
6
nn
0000
0
PLL bypassed
(PLL off,
csb_clk clocks core directly)
PLL bypassed
(PLL off,
csb_clk clocks core directly)
11
nnnn
nn/a
n/a
00
0001
01:1
2
01
0001
01:1
4
10
0001
01:1
8
00
0001
11.5:1
2
01
0001
11.5:1
4
10
0001
11.5:1
8
00
0010
02:1
2
01
0010
02:1
4
10
0010
02:1
8
00
0010
12.5:1
2
01
0010
12.5:1
4
Table 59. CSB Frequency Options (continued)
CFG_CLKIN_DIV
at reset 1
SPMF
csb_clk :
Input Clock
Ratio 2
Input
Clock
Frequency(MHz)2
24
25
33.33
66.67
csb_clk
Frequency(MHz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com