поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8581 датащи(PDF) 44 Page - Wolfson Microelectronics plc

номер детали WM8581
подробное описание детали  Multichannel CODEC with S/PDIF Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8581 датащи(HTML) 44 Page - Wolfson Microelectronics plc

Back Button WM8581 Datasheet HTML 40Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 48Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 100 page
background image
WM8581
Production Data
w
PD Rev 4.0 April 2007
44
R15
8
RX2DAC_MODE
0
DAC Rate and Power down control
(only valid when DAC_SRC = 00)
0 = SFRM_CLK determines rate,
DACs 2/3/4 powered down
1 = PAIFRX_LRCLK determines
rate, DACs 2/3/4 source PAIFRX
Table 33 DAC Clock Control
ADC INTERFACE
The ADC_CLKSEL register selects the ADC clock source from ADCMCLK, PLLACLK, PLLBCLK, or
ADCMCLK. However, if the S/PDIF receiver is powered up, the PLLACLK and PLLBCLK are invalid
for ADC operation, so the choice is limited to ADCMCLK (default) or MCLK. The rate that the ADC
operates at is determined by the ADC Rate module. It calculates the rate based on the digital routing
setup. If the ADC is sourced by the PAIF Transmitter, PAIFTX_LRCLK is used in the rate calculation.
If the ADC is sourced by the SAIF Transmitter (and PAIF Transmitter has another source),
SAIF_LRCLK is used in the rate calculation. If the S/PDIF Transmitter (only) is sourcing the ADC,
then the rate is set by the ADC_RATE register bits.
The ADC clock source can be independent from the DACs and PLLs, however for optimum
performance, it is recommended that where possible, clock sources on the WM8581 are
synchronous. Performance may be degraded if this condition is not met.
Figure 27 ADC Clock Selection
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8
3:2
ADC_CLKSEL
00
ADC clock source
00 = ADCMLCK pin
01 = PLLACLK
10 = PLLBCLK
11 = MCLK pin
R29
7:5
ADCRATE[2:0]
010
ADC Rate Control (only used when
the S/PDIF Tx is the only interface
sourcing the ADC)
000 = 128fs
001 = 192fs
010 = 256fs
011 = 384fs
100 = 512fs
101 = 768fs
110 = 1152fs
Table 34 ADC Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com