| поискавой системы для электроныых деталей |
|
M25P16 датащи(PDF) 40 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M25P16 датащи(HTML) 40 Page - STMicroelectronics |
|
40 / 55 page ![]() DC and AC parameters M25P16 40/55 Table 15. AC characteristics (Grade 6) Test conditions specified in Table 10 and Table 12 Symbol Alt. Parameter Min. Typ. Max. Unit fC fC Clock Frequency(1) for the following instructions: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, RDID, RDSR, WRSR D.C. 50 MHz fR Clock Frequency for READ instructions D.C. 20 MHz tCH (1) tCLH Clock High Time 9 ns tCL (1) tCLL Clock Low Time 9 ns tCLCH (2) Clock Rise Time(3) (peak to peak) 0.1 V/ns tCHCL (2) Clock Fall Time(3) (peak to peak) 0.1 V/ns tSLCH tCSS S Active Setup Time (relative to C) 5 ns tCHSL S Not Active Hold Time (relative to C) 5 ns tDVCH tDSU Data In Setup Time 2 ns tCHDX tDH Data In Hold Time 5 ns tCHSH S Active Hold Time (relative to C) 5 ns tSHCH S Not Active Setup Time (relative to C) 5 ns tSHSL tCSH S Deselect Time 100 ns tSHQZ (2) tDIS Output Disable Time 8 ns tCLQV tV Clock Low to Output Valid 8 ns tCLQX tHO Output Hold Time 0 ns tHLCH HOLD Setup Time (relative to C) 5 ns tCHHH HOLD Hold Time (relative to C) 5 ns tHHCH HOLD Setup Time (relative to C) 5 ns tCHHL HOLD Hold Time (relative to C) 5 ns tHHQX (2) tLZ HOLD to Output Low-Z 8 ns tHLQZ (2) tHZ HOLD to Output High-Z 8 ns tWHSL (4) Write Protect Setup Time 20 ns tSHWL (4) Write Protect Hold Time 100 ns tDP (2) S High to Deep Power-down Mode 3 µs tRES1 (2) S High to Standby Mode without Electronic Signature Read 30 µs tRES2 (2) S High to Standby Mode with Electronic Signature Read 30 µs tW Write Status Register Cycle Time 5 15 ms tPP (5) Page Program Cycle Time (256 Bytes) 1.4 5ms Page Program Cycle Time (n Bytes) 0.4+ n*1/256 tSE Sector Erase Cycle Time 1 3 s tBE Bulk Erase Cycle Time 17 40 s 1. tCH + tCL must be greater than or equal to 1/ fC 2. Value guaranteed by characterization, not 100% tested in production. 3. Expressed as a slew-rate. 4. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1. 5. When using the Page Program (PP) instruction to program consecutive Bytes, optimized timings are obtained with one sequence including all the Bytes versus several sequences of only a few Bytes. (1 ≤n ≤256) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |