UPD78323LP datasheet(60/88 Pages) RENESAS

60 / 88 page

µPD78323, 78324

Flags

Mnemonic

Operation

AC P/V CY

Operand

CALL

CALLF

CALLT

CALL

BRK

RET

RETB

RETI

PUSH

PUSHU

POP

POPU

MOVW

INCW

DECW

CHKL

CHKLA

(SP–1)

← (PC+3)H, (SP–2) ← (PC+3)L,

← addr16, SP ← SP–2

(SP–1)

← (PC+2)H, (SP–2) ← (PC+2)L,

PC15–11

←00001, PC10–0←addr11,SP←SP–2

(SP–1)

← (PC+1)H, (SP–2) ← (PC+1)L,

PCH

←(TPF, 00000000, addr5+1),

PCL

←(TPF, 00000000, addr5), SP←SP–2

(SP–1)

← (PC+2)H, (SP–2) ← (PC+2)L,

PCH

← rp1H, PCL← rp1L, SP ← SP–2

(SP–1)

← (PC+2)H, (SP–2) ← (PC+2)L,

PCH

← (rp1+1), PCL← (rp1), SP ← SP–2

(SP–1)

← PSWH, (SP–2) ← PSWL

(SP–3)

← (PC+1)H, (SP–4) ← (PC+1)L,

PCL

← (003EH), PCH← (003FH), SP← SP–4

← 0

PCL

← (SP), PCH← (SP+1), SP← SP+2

PCL

← (SP), PCH← (SP+1)

PSWL

← (SP+2), PSWH ← (SP+3)

← SP+4

PCL

← (SP), PCH← (SP+1)

PSWL

← (SP+2), PSWH ← (SP+3)

← SP+4

(SP–1)

← sfrH

(SP–2)

← sfrL

← SP–2

{(SP–1)

←postH, (SP–2) ← postL,SP←SP–2}

× n timesNote

(SP–1)

←PSWH, (SP–2)←PSWL, SP←SP–2

{(UP–1)

←postH, (UP–2)←postL, UP←UP–2}

× n timesNote

sfrL

← (SP)

sfrH

← (SP+1)

← SP+2

{postL

← (SP), postH ← (SP+1), SP←SP+2}

× n timesNote

PSWL

←(SP), PSWH←(SP+1), SP←SP+2

{postL

← (UP), postH ← (UP+1), UP←UP+2}

× n timesNote

← word

← AX

←SP

← SP+1

← SP–1

(pin level)

∨ (signal level before output

buffer)

← (pin level) ∨ (signal level before output

buffer)

!addr16

!addr11

[addr5]

rp1

[rp1]

sfrp

post

PSW

post

sfrp

post

PSW

post

SP, #word

SP, AX

AX, SP

sfr

Note n indicates the number of registers described as post.

RRRR

××

UPD78323LP датащи(PDF) 60 Page - Renesas Technology Corp

UPD78323LP датащи(HTML) 60 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

датащи скачать

ссылки URL