| поискавой системы для электроныых деталей |
|
UPD161401W/P датащи(PDF) 16 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD161401W/P датащи(HTML) 16 Page - Renesas Technology Corp |
|
16 / 126 page ![]() Data Sheet S15726EJ2V0DS 14 µµµµPD161401 (2/3) Symbol Pin Name Pin No. I/O Description /DISP Reset 107 to 109 Input Making /DISP low initializes the DISP flag in the control register 1 (R0) and turns OFF the display. When the serial interface is used, the write counter is also initialized. Making /DISP high enables writing. To light the display after it has been turned OFF by this pin, make /DISP high and set the DISP flag to 1. FR Frame signal 194 to 196 I/O This pin inputs or outputs a liquid crystal AC signal. M,/S = H : Output M,/S = L : Input When two or more µPD161401s are used in master/slave mode, the respective FR pins must be connected to each other. FRSYNC Frame sync signal 191 to 193 I/O This pin inputs or outputs a liquid crystal AC sync signal. M,/S = H : Output M,/S = L : Input When two or more µPD161401s are used in master/slave mode, the respective FRSYNC pins must be connected to each other. DOF Display blink 197 to 199 I/O This pin controls blinking of the LCD. M,/S = H : Output M,/S = L : Input When two or more µPD161401s are used in master/slave mode, the respective DOF pins must be connected to each other. This pin selects master or slave mode. In the master mode, it outputs a timing signal necessary for driving the LCD. In the slave mode, this timing signal is input from an external source to synchronize the LCD. M,/S = H : Master mode M,/S = L : Slave mode The status of each pin, including this pin, and the power circuit is as follows depending on the status of the M,/S pin. M,/S Power Circuit FR FRSYNC DOF H Enabled Output Output Output L Disabled Input Input Input M,/S Master/slave 74 to 76 Input IRS VLCD adjustment 92 to 94 Input This pin selects the resistor used to adjust the VLCD voltage level. IRS = H: The internal resistor is used. IRS = L: The internal resistor is not used. The VLCD voltage level is adjusted by an external voltage divider resistor connected to the VR pin. This pin is enabled only when the master operation mode is selected. If the slave mode is selected, this pin is fixed to H or L. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |