поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UPD78P324LP датащи(PDF) 33 Page - Renesas Technology Corp

номер детали UPD78P324LP
подробное описание детали  MOS INTEGRATED CIRCUIT
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD78P324LP датащи(HTML) 33 Page - Renesas Technology Corp

Back Button UPD78P324LP Datasheet HTML 29Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 30Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 31Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 32Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 33Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 34Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 35Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 36Page - Renesas Technology Corp UPD78P324LP Datasheet HTML 37Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 82 page
background image
µPD78P324, 78P324(A)
31
(1)
µPD78P324 Electrical Specifications (9/9)
AC Timing Test Point
A/D Converter Characteristics (TA = –10 to +70
°C, VDD = +5 V ±10 %, VSS = AVSS = 0 V, VDD –0.5 V ≤ AVDD ≤ VDD)
Parameter
Resolution
Total errorNote1
Quantization error
Conversion time
Sampling time
Zero-scale errorNote1
Full-scale errorNote 1
Non-linear errorNote 1
Analog input voltageNote 2
Analog input impedance
Reference voltage
AVREF current
AVDD supply current
A/D converter data retention current
MIN.
TYP.
MAX.
Unit
10
bit
±0.4
%FSR
±0.7
%FSR
±1/2
LSB
144
tCYK
24
tCYK
±1.5
±2.5
LSB
±1.5
±4.5
LSB
±1.5
±2.5
LSB
±1.5
±4.5
LSB
±1.5
±2.5
LSB
±1.5
±4.5
LSB
0AVDD
V
10
M
Note 3
3.4
AVDD
V
1.0
3.0
mA
2.0
6.0
mA
215
µA
10
50
µA
Symbol
tCONV
tSAMP
VIAN
RAN
AVREF
AIREF
AIDD
AIDDDR
Condition
4.5 V
≤ AVREF ≤ AVDD
3.5 V
≤ AVREF ≤ AVDD
4.5 V
≤ AVREF ≤ AVDD
3.4 V
≤ AVREF ≤ AVDD
4.5 V
≤ AVREF ≤ AVDD
3.4 V
≤ AVREF ≤ AVDD
4.5 V
≤ AVREF ≤ AVDD
3.4 V
≤ AVREF ≤ AVDD
When not sampled
When sampled
Operation mode
AVDDDR = 2.5 V
STOP mode
AVDDDR=5 V
±10%
Notes 1. Quantization error excluded.
2. When –0.3 V
≤ VIAN ≤ 0 V, the conversion result becomes 000H.
When 0 V < VIAN < AVREF, the conversion is performed at a resolution of 10 bits.
When AVREF
≤ VIAN ≤ AVDD, the conversion result is 3FFH.
3. The analog input impedance in sampling is the same as the equivalent circuit shown in the diagram
below. (The values in the diagram are TYP. values; therefore, they are not assured.)
0.8VDD or 2.2V
0.8V
0.8VDD or 2.2V
0.8V
Test point
VDD
0V
20k
10pF
30pF
Analog input pin
( input
capacitance
included )



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com