CS5535 datasheet(287/555 Pages) NSC

287 / 555 page

Revision 0.8

287

www.national.com

USB Register Descriptions (Continued)

5.5.4.17

Host Controller Periodic Start (USBC_HcPeriodicStart)

5.5.4.18

Host Controller Low Speed Threshold (USBC_HcLSThreshold)

5.5.4.19

Host Controller Root Hub Descriptor A (USBC_HcRhDescriptorA)

This register is only reset by a power-on reset (PCIRST#). It is written during system initialization to configure the Root Hub.

These bit should not be written during normal operation.

USB Memory Offset

40h

Type

HCD:

HC:

R/W

Reset Value

00000000h

USBC_HcPeriodicStart Register Map

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

7654321

RSVD

PeriodicStart

USBC_HcPeriodicStart Bit Descriptions

Bit

Name

HCD

Description

31:14

RSVD

R/W

Reserved. Read/write 0s.

13:0

PeriodicStart

R/W

Periodic Start. This field contains a value used by the List Pro-

cessor to determine where in a frame the Periodic List process-

ing must begin.

USB Memory Offset

44h

Type

HCD:

HC:

R/W

Reset Value

00000628h

USBC_HcLSThreshold Register Map

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

7654321

RSVD

LSThreshold

USBC_HcLSThreshold Bit Descriptions

Bit

Name

HCD

Description

30:12

RSVD

R/W

Reserved. Read/write 0s.

11:0

LSThreshold

R/W

LS Threshold. This field contains a value used by the Frame

Management block to determine whether or not a low speed

transaction can be started in the current frame.

USB Memory Offset

48h

Type

HCD:

HC:

R/W

Reset Value

01000002h

CS5535 датащи(PDF) 287 Page - National Semiconductor (TI)

CS5535 датащи(HTML) 287 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL