поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9396/PCB датащи(PDF) 20 Page - Analog Devices

номер детали AD9396/PCB
подробное описание детали  Analog/DVI Dual-Display Interface
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9396/PCB датащи(HTML) 20 Page - Analog Devices

Back Button AD9396/PCB Datasheet HTML 16Page - Analog Devices AD9396/PCB Datasheet HTML 17Page - Analog Devices AD9396/PCB Datasheet HTML 18Page - Analog Devices AD9396/PCB Datasheet HTML 19Page - Analog Devices AD9396/PCB Datasheet HTML 20Page - Analog Devices AD9396/PCB Datasheet HTML 21Page - Analog Devices AD9396/PCB Datasheet HTML 22Page - Analog Devices AD9396/PCB Datasheet HTML 23Page - Analog Devices AD9396/PCB Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 48 page
background image
AD9396
Rev. 0 | Page 20 of 48
The functional diagram for a single channel of the CSC, as
shown in Figure 13, is repeated for the remaining G and B
channels. The coefficients for these channels are b1, b2, b3, b4,
c1, c2, c3, and c4.
A programming example and register settings for several
common conversions are listed in the Color Space Converter
(CSC) Common Settings.
For a detailed functional description and more programming
examples, refer to the application note AN-795, AD9880 Color
Space Converter User's Guide.
TIMING DIAGRAMS
The following timing diagrams show the operation of the
AD9396.The output data clock signal is created so that its rising
edge always occurs between data transitions and can be used to
latch the output data externally. There is a pipeline in the
AD9396, which must be flushed before valid data becomes
available. This means six data sets are presented before valid
data is available.
×2
2
1
0
×
×
×
a1[12:0]
a2[12:0]
a3[12:0]
RIN [11:0]
BIN [11:0]
GIN [11:0]
+
×4
CSC_Mode[1:0]
a4[12:0]
ROUT [11:0]
+
1
4096
×
1
4096
×
1
4096
×
+
Figure 13. Single CSC Channel
DATAIN
P0
P1
P2
P5
P3
P4
P9
P6
P8
P10
P11
P7
HSIN
DATACK
8 CLOCK CYCLE DELAYS
DATAOUT
P0
P1
P2
P3
2 CLOCK CYCLE DELAYS
HSOUT
Figure 14. RGB ADC Timing
DATAIN
P0
P1
P2
P5
P3
P4
P9
P6
P8
P10
P11
P7
HSIN
DATACK
8 CLOCK CYCLE DELAYS
CB/CROUT
B0
R0
B2
R2
YOUT
Y0
Y1
Y2
Y3
2 CLOCK CYCLE DELAYS
NOTES:
1. PIXEL AFTER HSOUT CORRESPONDS TO BLUE INPUT.
2. EVEN NUMBER OF PIXEL DELAYS BETWEEN HSOUT AND DATAOUT.
HSOUT
Figure 15. YCrCb ADC Timing
Table 11.
Port
Red
Green
Blue
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
4:4:4
Red/Cr [7:0]
Green/Y [7:0]
Blue/Cb [7:0]
4:2:2
CbCr [7:0]
Y [7:0]
DDR 4:2:2 CbCr Y, Y
DDR ↑ 1 G [3:0]
DDR B [7:4]
DDR B [3:0]
DDR 4:2:2 CbCr [11:0]
4:4:4 DDR
DDR R [7:0]
DDR G [7:4]
DDR 4:2:2 Y,Y [11:0]
4:2:2 to 12
CbCr [11:0]
Y [11:0]
1 Arrows in the table indicate clock edge. Rising edge of clock =
↑, falling edge = ↓.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com