поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

BT261 датащи(PDF) 9 Page - List of Unclassifed Manufacturers

номер детали BT261
подробное описание детали  30 MHz Pixel Clock Monolithic CMOS HSYNC Line Lock Controller
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

BT261 датащи(HTML) 9 Page - List of Unclassifed Manufacturers

Back Button BT261 Datasheet HTML 5Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 6Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 7Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 8Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 9Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 10Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 11Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 12Page - List of Unclassifed Manufacturers BT261 Datasheet HTML 13Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 56 page
background image
Brooktree®
3
L261_H
CIRCUIT
DESCRIPTION
MPU Interface
As seen in the functional block diagram, the Bt261 supports an MPU interface via
(D0–D7, RD*, WR*, and A0). MPU operations are asynchronous to the clocks.
Refer to the Timing Waveforms section for further information.
A0 is used to select either the internal 5-bit address register (A0 = logical zero)
or the control register specified by the address register (A0 = logical one).
ADDR5–ADDR7 are ignored during MPU write cycles, and are in an unknown
state when read by the MPU. ADDR0 corresponds to D0 and is the least significant
bit. ADDR0–ADDR4 increment following any MPU read or write cycle to a con-
trol register other than the address register. MPU write cycles to reserved address-
es are ignored and MPU read cycles from reserved addresses return invalid data.
Table 1 shows the internal register addressing.
Table 1. Internal Register Addressing
ADDRO - ADDR4
Addressed by MPU
$00
command register_0
$01
command register_1
$02
command register_2
$03
command register_3
$04
VSYNC sample register
$05
OSC count low register
$06
OSC count high register
$07
status register
$08
HSYNC start low register
$09
HSYNC start high register
$0A
HSYNC stop low register
$0B
HSYNC stop high register
$0C
CLAMP start low register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com