поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

P87LPC768FD датащи(PDF) 52 Page - NXP Semiconductors

номер детали P87LPC768FD
подробное описание детали  Low power, low price, low pin count 20 pin microcontroller with 4 kB OTP 8-bit A/D,and Pulse Width Modulator
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P87LPC768FD датащи(HTML) 52 Page - NXP Semiconductors

Back Button P87LPC768FD Datasheet HTML 48Page - NXP Semiconductors P87LPC768FD Datasheet HTML 49Page - NXP Semiconductors P87LPC768FD Datasheet HTML 50Page - NXP Semiconductors P87LPC768FD Datasheet HTML 51Page - NXP Semiconductors P87LPC768FD Datasheet HTML 52Page - NXP Semiconductors P87LPC768FD Datasheet HTML 53Page - NXP Semiconductors P87LPC768FD Datasheet HTML 54Page - NXP Semiconductors P87LPC768FD Datasheet HTML 55Page - NXP Semiconductors P87LPC768FD Datasheet HTML 56Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 64 page
background image
Philips Semiconductors
Preliminary data
87LPC768
Low power, low price, low pin count (20 pin) microcontroller
with 4 kB OTP 8-bit A/D, Pulse Width Modulator
2001 Aug 06
50
SU01182
WATCHDOG
INTERRUPT
S
Q
20-BIT COUNTER
STATE CLOCK
WDTE (UCFG1.7)
BOD (xxx.x)
POR (xxx.x)
WATCHDOG
RESET
CLEAR
8 MSBs
8 TO 1 MUX
WATCHDOG
FEED DETECT
WDOVF
(WDCON.5)
WDS2–0
(WDCON.2–0)
WDTE + WDRUN
WDCLK * WDTE
500 kHz
R/C OSCILLATOR
ENABLE
CLOCK OUT
R
Figure 36. Block Diagram of the Watchdog Timer
BIT
SYMBOL
FUNCTION
WDCON.7, 6
Reserved for future use. Should not be set to 1 by user programs.
WDCON.5
WDOVF
Watchdog timer overflow flag. Set when a watchdog reset or timer overflow occurs. Cleared when
the watchdog is fed.
WDCON.4
WDRUN
Watchdog run control. The watchdog timer is started when WDRUN = 1 and stopped when
WDRUN = 0. This bit is forced to 1 (watchdog running) if the WDTE configuration bit = 1.
WDCON.3
WDCLK
Watchdog clock select. The watchdog timer is clocked by CPU clock/6 when WDCLK = 1 and by
the watchdog RC oscillator when WDCLK = 0. This bit is forced to 0 (using the watchdog RC
oscillator) if the WDTE configuration bit = 1.
WDCON.2–0 WDS2–0
Watchdog rate select.
WDS2–0
Timeout Clocks
Minimum Time
Nominal Time
Maximum Time
0 0 0
8,192
10 ms
16 ms
23 ms
0 0 1
16,384
20 ms
32 ms
45 ms
0 1 0
32,768
41 ms
65 ms
90 ms
0 1 1
65,536
82 ms
131 ms
180 ms
1 0 0
131,072
165 ms
262 ms
360 ms
1 0 1
262,144
330 ms
524 ms
719 ms
1 1 0
524,288
660 ms
1.05 sec
1.44 sec
1 1 1
1,048,576
1.3 sec
2.1 sec
2.9 sec
WDS0
SU01183
WDS1
WDS2
WDCLK
WDRUN
WDOVF
0
1
2
3
4
5
6
7
WDCON
Reset Value:
S 30h for a watchdog reset.
S 10h for other rest sources if the watchdog is enabled via the WDTE configuration bit.
S 00h for other reset sources if the watchdog is disabled via the WDTE configuration bit.
Not Bit Addressable
Address: A7h
Figure 37. Watchdog Timer Control Register (WDCON)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com