EFP01 datasheet(96/158 Pages) SILABS

96 / 158 page

6.2.3 STATUS_GM

Offset

Bit Position

0x02

Reset

Access

Name

Table 6.3. STATUS_GM

Bit

Name

Reset

Access

Description

VDD_LOW_UNMASK

read-write

Set to unmask VDD Low status flag in the STATUS_G

CCC_ISDONE_UNMASK

read-write

Set to unmask Coulomb Counting Calibration status flag in

the STATUS_G register.

CC_FULL_UNMASK

read-write

Set to unmask Coulomb Counting over Threshold status

flag in the STATUS_G register.

VOLT_FAULT_UNMASK

read-write

Set to unmask Voltage Fault status flag in the STATUS_G

TEMP_FAULT_UNMASK

read-write

Set to unmask Temperature Fault status flag in the STA-

TUS_G register.

I2C_FAULT_UNMASK

read-write

Set to unmask I2C Fault status flag in the STATUS_G reg-

ister.

OTP_CRC_FAULT_UN-

MASK

read-write

Set to unmask OTP CRC violation status flag in the STA-

TUS_G register.

OTP_READ_UNMASK

read-write

Set to unmask OTP Read status flag in the STATUS_G

This bit is set by default - therefore, every power-up and

reset deassertion (which causes an OTP read), results in

an unmasked flag and the IRQ pin assertion.

It is recommended to keep this flag unmasked always to

ensure that any EFP01 reset will result in an IRQ to the

host MCU, allowing the host MCU to reinitialize any

EFP01 registers.

EFP01 Energy Friendly PMIC Family Data Sheet

silabs.com | Building a more connected world.

Rev. 1.3 | 96

EFP01 датащи(PDF) 96 Page - Silicon Laboratories

EFP01 датащи(HTML) 96 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL