поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ST72334J2T3 датащи(PDF) 112 Page - STMicroelectronics

номер детали ST72334J2T3
подробное описание детали  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72334J2T3 датащи(HTML) 112 Page - STMicroelectronics

Back Button ST72334J2T3 Datasheet HTML 108Page - STMicroelectronics ST72334J2T3 Datasheet HTML 109Page - STMicroelectronics ST72334J2T3 Datasheet HTML 110Page - STMicroelectronics ST72334J2T3 Datasheet HTML 111Page - STMicroelectronics ST72334J2T3 Datasheet HTML 112Page - STMicroelectronics ST72334J2T3 Datasheet HTML 113Page - STMicroelectronics ST72334J2T3 Datasheet HTML 114Page - STMicroelectronics ST72334J2T3 Datasheet HTML 115Page - STMicroelectronics ST72334J2T3 Datasheet HTML 116Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 125 page
background image
ST72334J/N, ST72314J/N, ST72124J
112/125
MEMORY AND PERIPHERAL CHARACTERISTICS (Cont’d)
Figure 59. SPI Master Timing Diagram CPHA=0, CPOL=0 2)
Notes:
1) Data based on characterization results, not tested in production.
2) Measurement points are VOL,VOH,VIL and VIH in the SPI timing diagram.
SPI Serial Peripheral Interface
Ref.
Symbol
Parameter
Condition
Value 1)
Unit
Min
Max
fSPI
SPI frequency
Master
Slave
1/128
dc
1/4
1/2
fCPU
1tSPI
SPI clock period
Master
Slave
4
2
tCPU
2tLead
Enable lead time
Slave
120
ns
3tLag
Enable lag time
Slave
120
ns
4tSPI_H
Clock (SCK) high time
Master
Slave
100
90
ns
5tSPI_L
Clock (SCK) low time
Master
Slave
100
90
ns
6tSU
Data set-up time
Master
Slave
100
100
ns
7tH
Data hold time (inputs)
Master
Slave
100
100
ns
8tA
Access time (time to data active
from high impedance state)
Slave
0
120
ns
9tDis
Disable time (hold time to high im-
pedance state)
240
ns
10
tV
Data valid
Master (before capture edge)
Slave (after enable edge)
0.25
120
tCPU
ns
11
tHold
Data hold time (outputs)
Master (before capture edge)
Slave (after enable edge)
0.25
0
tCPU
ns
12
tRise
Rise time
(20% VDD to 70% VDD,CL = 200pF)
Outputs: SCK,MOSI,MIS O
Inputs: SCK,MOSI,MISO,SS
100
100
ns
µs
13
tFall
Fall time
(70% VDD to 20% VDD,CL = 200pF)
Outputs: SCK,MOSI,MIS O
Inputs: SCK,MOSI,MISO,SS
100
100
ns
µs
1
6
7
10
11
12
13
SS
(INPUT)
SCK
(OUTPUT)
MISO
MOSI
(INPUT)
(OUTPUT)
4
5
D7-OUT
D6-OUT
D0-OUT
D7-IN
D6-IN
D0-IN
VR000109



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com