поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STA350B датащи(PDF) 42 Page - STMicroelectronics

номер детали STA350B
подробное описание детали  2.1-channel high-efficiency digital audio system Sound TerminalR
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA350B датащи(HTML) 42 Page - STMicroelectronics

Back Button STA350B Datasheet HTML 38Page - STMicroelectronics STA350B Datasheet HTML 39Page - STMicroelectronics STA350B Datasheet HTML 40Page - STMicroelectronics STA350B Datasheet HTML 41Page - STMicroelectronics STA350B Datasheet HTML 42Page - STMicroelectronics STA350B Datasheet HTML 43Page - STMicroelectronics STA350B Datasheet HTML 44Page - STMicroelectronics STA350B Datasheet HTML 45Page - STMicroelectronics STA350B Datasheet HTML 46Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 94 page
background image
Register description
STA350B, STA350BW
42/94
DocID018572 Rev 7
To avoid any audio side effects (like pop noise), it is strongly recommended to soft-mute any
audio streams flowing into the STA350Bx data path before the desynchronize event
happens. At the same time any processing related to the I2C configuration should be issued
only after the serial audio interface and the internal PLL are synchronous again.
Note:
Any mute or volume change causes some delay in the completion of the I2C operation due
to the soft-volume feature. The soft-volume phase change must be finished before any clock
desynchronization.
8.2.4
Delay serial clock enable
8.2.5
Channel input mapping
Each channel received via I2S can be mapped to any internal processing channel via the
Channel Input Mapping registers. This allows for flexibility in processing. The default
settings of these registers map each I2S input channel to its corresponding processing
channel.
Table 20. Delay serial clock enable
Bit
R/W
RST
Name
Description
5
R/W
0
DSCKE
0: No serial clock delay
1: Serial clock delay by 1 core clock cycle to tolerate
anomalies in some I2S master devices
Table 21. Channel input mapping
Bit
R/W
RST
Name
Description
6R/W
0
C1IM
0: Processing channel 1 receives Left I2S Input
1: Processing channel 1 receives Right I2S Input
7R/W
1
C2IM
0: Processing channel 2 receives Left I2S Input
1: Processing channel 2 receives Right I2S Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com