| поискавой системы для электроныых деталей |
|
L3751 датащи(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L3751 датащи(HTML) 9 Page - STMicroelectronics |
|
9 / 41 page ![]() Symbol Parameter Test conditions Min. Typ. Max. Unit PGLTH FB lower threshold for PGOOD high to low % of VREF, VFB falling 90 92 94 % PGHYS_U PGOOD upper threshold hysteresis % of VREF 3 % PGHYS_L PGOOD lower threshold hysteresis % of VREF 2 % TPG-RISE (1) PGOOD rising filter FB to PGOOD rising edge 10/FSW µs TPG-FALL (1) PGOOD falling filter FB to PGOOD falling edge 10/FSW µs VPG-OL PGOOD low state output voltage VFB = 0.9 V, IPGOOD = 2 mA 150 mV IPG-OH PGOOD high state leakage current VFB = 0.8 V, VPGOOD = 13 V; TJ = 25 °C 100 nA Oscillator FSW Oscillator frequency RRT = 100 kΩ 115 kHz RRT = 25 kΩ 380 400 420 RRT = 11 kΩ 800 Synchronization input / output FSYNC SYNCIN external clock frequency (> 100 kHz < 1 MHz) % of nominal frequency set by RRT -20 +50 % VSYNC-IH Minimum SYNCIN input logic high 2 V VSYNC-IL Maximum SYNCIN input logic low 0.8 V RSYNCIN SYNCIN input resistance VSYNCIN = 3 V 20 kΩ TSYNCI-PW SYNCIN input minimum pulse-width Minimum high state or low state duration; TJ = 25 °C 50 ns VSYNCO-OH SYNCOUT high state output voltage ISYNCOUT = –1 mA (sourcing) 3 V VSYNCO-OL SYNCOUT low state output voltage ISYNCOUT = 1 mA (sinking) 0.4 V TSYNCOUT Delay from HO rising to SYNCOUT leading edge VSYNCIN = 0 V, TS = 1/FSW, FSW set by RRT TS/2-140 ns TSYNCIN Delay from SYNCIN leading edge to HO rising 50% to 50%, RT = 11 kΩ, VIN = 75 V 190 ns Bootstrap and BST UVLO IQ-BST BST to SW quiescent current, not switching VSS/TRK = 0 V, VSW = 48 V, VBST = 54 V 300 500 µA VBST-UV BST to SW undervoltage detection VBST – VSW falling 3.4 V VBST-HYS BST to SW undervoltage hysteresis VBST – VSW rising 0.42 V PWM Control TON(MIN) Minimum controllable on-time VBST – VSW = 7 V, HO 50% to 50% 40 60 ns TOFF(MIN) Minimum off-time VBST – VSW = 7 V, HO 50% to 50% 180 250 ns DCMAX Maximum duty cycle FSW = 100 kHz, 6 V ≤ VVIN ≤ 60 V 98 99 % FSW = 400 kHz, 6 V ≤ VVIN ≤ 60 V 90 94 % VRAMP(min) Ramp valley voltage (COMP at 0% duty cycle) 300 mV kFF PWM feedforward gain (VIN / VRAMP) 6 V ≤ VVIN ≤ 75 V 30 V/V PWM Control IRS ILIM source current, RSENSE 25 °C 90 100 110 µA -40 °C to 125 °C 80 100 110 L3751 Electrical characteristics DS13841 - Rev 1 page 9/41 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |