поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CC2430-RTR1-F32Z датащи(PDF) 113 Page - Texas Instruments

номер детали CC2430-RTR1-F32Z
подробное описание детали  A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee-TM
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

CC2430-RTR1-F32Z датащи(HTML) 113 Page - Texas Instruments

Back Button CC2430-RTR1-F32Z Datasheet HTML 109Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 110Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 111Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 112Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 113Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 114Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 115Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 116Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 117Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 234 page
background image
CC2430
CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A
Page 113 of 232
T2CAPHPH – Timer 2 Capture/Period
High
T2CAPLPL – Timer 2 Capture/Period
Low
T2PEROF2
Timer
2
Overflow
Compare/Capture 2
T2PEROF1
Timer
2
Overflow
Compare/Capture 1
T2PEROF0
Timer
2
Overflow
Compare/Capture 0
T2CNF (0xC3) – Timer 2 Configuration
Bit
Name
Reset
R/W
Description
7
CMPIF
0
R/W0
Timer compare interrupt flag. This bit is set to 1 when a timer compare
event occurs. Cleared by software only. Writing a 1 to this bit has no
effect.
6
PERIF
0
R/W0
Overflow interrupt flag. This bit is set to 1 when a period event occurs.
Cleared by software only. Writing a 1 to this bit has no effect.
5
OFCMPIF
0
R/W
Overflow compare interrupt flag. This bit is set to 1 when a overflow
compare occurs. Cleared by software only. Writing a 1 to this bit has no
effect.
4
-
0
R0
Not used. Read as 0
3
CMSEL
0
R/W
Timer compare source select.
0 Compare with 16-bit Timer bits [15:8]
1 Compare with 16-bit Timer bits [7:0]
2
-
0
R/W
Reserved. Always set to 0
1
SYNC
1
R/W
Enable synchronized start and stop.
0 start and stop of timer is immediate
1 start and stop of timer is synchronized with 32.768 kHz edge and new
timer values are reloaded.
0
RUN
0
R/W
Start timer. Writing this bit shall start or stop the timer. When reading
this bit the current state of the timer is returned.
0 stop timer (IDLE state)
1 start timer (RUN state)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com