поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VSC8540RT датащи(PDF) 58 Page - Microchip Technology

номер детали VSC8540RT
подробное описание детали  Radiation-Tolerant Single Port Fast Ethernet Copper PHY with RGMII/MII/RMII Interfaces
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

VSC8540RT датащи(HTML) 58 Page - Microchip Technology

Back Button VSC8540RT Datasheet HTML 54Page - Microchip Technology VSC8540RT Datasheet HTML 55Page - Microchip Technology VSC8540RT Datasheet HTML 56Page - Microchip Technology VSC8540RT Datasheet HTML 57Page - Microchip Technology VSC8540RT Datasheet HTML 58Page - Microchip Technology VSC8540RT Datasheet HTML 59Page - Microchip Technology VSC8540RT Datasheet HTML 60Page - Microchip Technology VSC8540RT Datasheet HTML 61Page - Microchip Technology VSC8540RT Datasheet HTML 62Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 87 page
background image
VSC8540RT
DS60001603E-page 58
2022 Microchip Technology Inc. and its subsidiaries
6.4.12
EXTENDED INTERRUPT STATUS
The following table shows the register settings for the extended interrupt status at address 29E2.
6.5
General Purpose Registers
Accessing the general purpose register space is similar to accessing the extended page registers. Set register 31 to
0x0010. This sets all 32 registers to the general purpose register space.
To restore main register page access, write 0x0000 to register 31. All general purpose register bits are super-sticky.
6.5.1
CLKOUT CONTROL
The CLKOUT control register configures the functionality of the CLKOUT output pin.
TABLE 6-47:
EXTENDED INTERRUPT STATUS, ADDRESS 29E2 (0X1D)
Bit
Name
Access
Description
Default
15:14
Reserved
RO
Reserved.
13
Rx FIFO overflow/underflow interrupt status
RO
Self-clearing bit.
1: Interrupt pending.
0
12
Tx FIFO overflow/underflow interrupt status
RO
Self-clearing bit.
1: Interrupt pending.
0
11:4
Reserved
RO
Reserved.
3
EEE link fail interrupt status
RO
Self-clearing bit.
1: Interrupt pending.
0
2
EEE Rx TQ timer interrupt status
RO
Self-clearing bit.
1: Interrupt pending.
0
1
EEE wait quiet/Rx TS timer interrupt status
RO
Self-clearing bit.
1: Interrupt pending.
0
0
EEE wake error interrupt mask
RO
Self-clearing bit.
1: Interrupt pending.
0
TABLE 6-48:
GENERAL PURPOSE REGISTERS SPACE
Address
Name
0G–12G
Reserved
13G
CLKOUT Control
14G
GPIO Control 2
15G–18G
Reserved
19G
Fast Link Register
20G–22G
Reserved
23G
Recovered Clock Control
24G
Reserved
25G
Enhanced LED Control
26G–30G
Reserved
TABLE 6-49:
CLKOUT CONTROL, ADDRESS 13G (0X0D)
Bit
Name
Access
Description
Default
15
CLKOUT enable
R/W
1: CLKOUT enabled.
0: CLKOUT disabled.
0
14:13
CLKOUT frequency select R/W
00: 25 MHz.
01: 50 MHz.
10: 125 MHz.
11: Reserved.
00
12:0
Reserved
RO
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com