| поискавой системы для электроныых деталей |
|
SP9841 датащи(PDF) 20 Page - Sipex Corporation |
|
|
|||||||||||||||||||||||||||||
SP9841 датащи(HTML) 20 Page - Sipex Corporation |
|
20 / 32 page ![]() 286 Figure 4. Timing. CHARACTERISTICS (Typical @ 25 °C with V DD = +5V unless otherwise noted.) PARAMETER MIN. TYP. MAX. UNIT CONDITIONS Input Clock Pulse Width (t CH, tCL)50 ns Data Setup Time (t DS)30 ns Data Hold Time (t DH)20 ns CLK to SDO Propagation Delay (t PD) 100 ns DAC Register Load Pulse Width (t LD)50 ns Preset Pulse Width (t PR)50 ns Clock Edge to Load Time (t CKLD)30 ns Load Edge to Next Clock Edge(t LDCK)60 ns 1 0 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 1 0 1 0 FS 0 SDI CLOCK LOAD VOUT 1 0 1 0 1 0 (FFH) (08H) SERIAL DATA IN SERIAL DATA INPUT TIMING DETAIL (PRESET = Logic "1"; VIN(X) = 1.5V; VREFL = 0V) 1 0 SERIAL DATA OUT CLOCK LOAD VOUT tDS tCH tCL tLD tS tLDCK ±1 LSB ERROR BAND tCLKD tPD tDH AX or DX 1 0 PRESET tS tPR ±1 LSB ERROR BAND (FFH) (08H) VOUT Table 2. Logic Control Input Truth Table. SDI CLK LOADH PRESETL LOGIC OPERATION X L L H No Change Data L H Shift In One Bit from SDI Shift Out 12–clock delayed data at SDO X X X L All DAC Registers Preset to 80 H (Note 1) X L H H Load Serial Register Data into DAC(X) Register Note 1: "Preset" may not persist at all DACs if LOADH is high when PRESETL returns high. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |