SP9841 datasheet(18/32 Pages) SIPEX

18 / 32 page

284

When V

REFL is tied to ground, this expression

reduces to:

OUT = (Data/128) *VIN

Multiplication of Input Voltages

While both the SP9841 and SP9842 are capable of

two–quadrant multiplication, this terminology is not

very precise when describing a system which runs

fromasinglepositivesupply.Traditionally,thequad-

rants have been defined with respect to 0V. A two–

quadrant multiplying DAC could produce negative

output voltages only if a negative voltage reference

were applied. A four–quadrant device could also

produce a code–controlled negative output from a

positive reference, or a code–controlled positive out-

put from a negative reference. If ground is used to

delineate the quadrants, then the SP9841/SP9842

should be considered single–quadrant multiplying

devices, as their output op amps cannot produce

voltages below ground.

Inreality,itispossibletodefineadcvoltageasasignal

ground in a single supply system. If the DAC's V

REFL

pin is driven to the voltage chosen as pseudoground,

then each voltage output will exhibit 2–quadrant

behavior with respect to pseudoground; that is the

output voltage will enter the quadrant below the

pseudoground only when the reference input voltage

goes below pseudoground. This mode of operation is

useful when implementing programmable gain/at-

tenuator sections, especially when the input signal is

bipolar with respect to pseudoground, or is ac–

coupled into the V

IN(X) pin. When VREFL is tied to

power supply ground, only output voltages greater

than V

REFL are possible, and the device performs

single–quadrant multiplication, much like a buffered

programmable trimpot across a single supply. Fig-

ures 2a and2bshow single–quadrant and 2–quadrant

performance of the SP9841/SP9842. Applications

which require 4–quadrant operation with respect to

pseudoground should use the SIPEX SP9840 or

SP9843 4–quadrant multiplying DACs.

The choice of voltage to use for the pseudoground is

limited by the legal voltage swing at the op amp

output. The op amp exhibits excellent linearity for

outputvoltagesbetween,conservatively,100mVand

DD – 1.5V. The op amp BiCMOS output stage

consists of an npn follower loaded by an NMOS

common sourced to ground. This circuit exhibits

wide bandwidth and can source large currents, while

retaining the capability of driving the output to volt-

ages close to ground.

At output voltages below 25mV, feedback forces

some op amp internal nodes toward the supply rails.

The NMOS pull–down device gets driven hard and

the NMOS device enters the linear range — it begins

to function in the same manner as a 50 ohm resistor.

In reality, the wideband amplifier output stage sinks

someinternalquiescentcurrentevenwhendrivingthe

output towards ground. This sunk current drops

across the output stage NMOS transistor ON–resis-

tance and internal routing resistance to provide a

minimumoutputvoltage,belowwhichtheamplifier

cannot drive. This minimum voltage is in the 15

to 25mV range. It varies within a package with

each op amp's offset voltage and biasing varia-

tions. If an input voltage lower than this mini-

mum, such as code 0 or 1, when V

REFL is ground,

2.5

1.5

VREFL (Volts)

0.5

1.0

2.0

3.0

0.5

1.0

1.5

2.0

2.5

3.0

VDD = 4.75V minimum; VOUTMAX < +3.25V

2.5

1.5

VREFL (Volts)

0.5

1.0

2.0

3.0

0.5

1.0

1.5

2.0

2.5

3.0

VDD = 4.75V minimum; VOUTMAX >100mV

Figure 3. Reference Voltages a) Normal Operation; b) Maximum Linearity Near Code 1

SP9841 датащи(PDF) 18 Page - Sipex Corporation

SP9841 датащи(HTML) 18 Page - Sipex Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL