поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AS5132 датащи(PDF) 9 Page - ams AG

номер детали AS5132
подробное описание детали  360 Step (8.5 bit) Programmable High Speed Magnetic Position Sensor
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMSCO [ams AG]
домашняя страница  http://www.ams.com
Logo AMSCO - ams AG

AS5132 датащи(HTML) 9 Page - ams AG

Back Button AS5132 Datasheet HTML 5Page - ams AG AS5132 Datasheet HTML 6Page - ams AG AS5132 Datasheet HTML 7Page - ams AG AS5132 Datasheet HTML 8Page - ams AG AS5132 Datasheet HTML 9Page - ams AG AS5132 Datasheet HTML 10Page - ams AG AS5132 Datasheet HTML 11Page - ams AG AS5132 Datasheet HTML 12Page - ams AG AS5132 Datasheet HTML 13Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
ams Datasheet
Page 9
[v2-06] 2016-Jan-26
Document Feedback
AS5132 − Electrical Characteristics
DC Characteristics of Digital Outputs
Figure 11:
CMOS Outputs S, U_A, V_B, W_I, PWM, DIO
Timing Characteristics
Figure 12:
Timing Characteristics
Symbol
Parameter
Min
Max
Units
Note
VOH
High level output voltage
VDDP-0.5
VDDP
V
PWM and S have 8mA
output load, DIO has 4mA
output load.
VDD-0.5
VDD
U_A, V_B, W_I have 4mA
output load.
VOL
Low level output voltage
0
VSS+0.4
V
PWM and S have 8mA
output load, DIO, U_A, V_
B, W_I has 4mA output
load.
CL
Capacitive load
35
pF
Symbol
Parameter
Min
Typ
Max
Units
fCLK
Clock frequency normal operation
5
6
MHz
fCLKP
Clock frequency during OTP
programming
200
650
kHz
t1
CSn to positive edge of CLK
150
ns
t2
CSn to drive bus externally
0
ns
t3
Setup time command bit (data valid to
positive edge of CLK)
50
ns
t4
Hold time command bit (data valid
after positive edge of CLK)
15
ns
t5
Float time (positive edge of CLK for last
command bit to bus float)
0.5 *1/fCLK
ns
t6
Bus driving time (positive edge of CLK
for last command bit to bus drive)
0.5 *1/fCLK
ns
t7
Data valid time (positive edge of CLK to
bus valid)
0.5 *1/fCLK
0.5 *1/fCLK + 50
ns
t8
Hold time data bit (data valid after
positive edge of CLK)
0.5 *1/fCLK
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com