поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SH7041A датащи(PDF) 186 Page - Renesas Technology Corp

номер детали SH7041A
подробное описание детали  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A датащи(HTML) 186 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 182Page - Renesas Technology Corp SH7041A Datasheet HTML 183Page - Renesas Technology Corp SH7041A Datasheet HTML 184Page - Renesas Technology Corp SH7041A Datasheet HTML 185Page - Renesas Technology Corp SH7041A Datasheet HTML 186Page - Renesas Technology Corp SH7041A Datasheet HTML 187Page - Renesas Technology Corp SH7041A Datasheet HTML 188Page - Renesas Technology Corp SH7041A Datasheet HTML 189Page - Renesas Technology Corp SH7041A Datasheet HTML 190Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 923 page
background image
148
Table 8.2
Interrupt Sources and DTC Vector Addresses (cont)
Source
Generator
Activating
Source
DTC Vector Address
DTE
Bit
Transfer
Source
Transfer
Destination Priority
SCI0
RXI0
H'00000438–H'00000439
DTED3 RDR0
Arbitrary*
1
High
TXI0
H'0000043A–H'0000043B
DTED2 Arbitrary*
1 TDR0
SCI1
RXI1
H'0000043C–H'0000043D
DTED1 RDR1
Arbitrary*
1
TXI1
H'0000043E–H'0000043F
DTED0 Arbitrary*
1 TDR1
BSC
CMI
H'00000440–H'00000441
DTEE7 Arbitrary*
1 Arbitrary*1
Software
Write to
DTCSR
H'00000400 + DTVEC[7:0] to
H'00000401 + DTVEC[7:0]
Arbitrary*
1 Arbitrary*1
Low
Notes: *1 External memory, memory-mapped external devices, on-chip memory, on-chip
peripheral modules (excluding DMAC and DTC)
*2 Excluding A mask products are ADI, A mask products are ADI0.
8.3.4
Register Information Placement
Figure 8.5 shows the placement of register information in memory space. The register information
start addresses are designated by DTBR for the upper 16 bits, and the DTC vector table for the
lower 16 bits.
The placement in order from the register information start address in normal mode is DTMR,
DTCRA, 4 bytes empty (no effect on DTC operation), DTSAR, then DTDAR. In repeat mode it is
DTMR, DTCRA, DTIAR, DTSAR, and DTDAR. In block transfer mode, it is DTMR, DTCRA, 2
bytes empty (no effect on DTC operation), DTCRB, DTSAR, then DTDAR.
Fundamentally, certain RAM areas are designated for addresses storing register information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com